We think you have liked this presentation. If you wish to download it, please recommend it to your friends in any social system. Share buttons are a little bit lower. Thank you!
Presentation is loading. Please wait.
Published byKaylee Brunning
Modified about 1 year ago
Digital Design Copyright © 2006 Frank Vahid 1 FPGA Internals: Lookup Tables (LUTs) Basic idea: Memory can implement combinational logic –e.g., 2-address memory can implement 2-input logic –1-bit wide memory – 1 function; 2-bits wide – 2 functions Such memory in FPGA known as Lookup Table (LUT) ( b )( a ) ( d ) F = x'y' + xy G = xy' x y F G F = x'y' + xy x y F x1 Mem rd a1 a0 y x D F 4x1 Mem rd a1 a0 1 D ( c ) y=0 x=0 F=1 4x2 Mem rd a1 a0 1 x y D1D0 FG ( e ) a a a a
Digital Design Copyright © 2006 Frank Vahid 2 FPGA Internals: Lookup Tables (LUTs) Example: Seat-belt warning light (again) k p s w BeltWarn ( a ) ( b ) k p s w Programming (seconds) Fab 1-3 months a a ( c ) 8x1 Mem. D w I C a2 a1 a0 k p s
Digital Design Copyright © 2006 Frank Vahid 3 8x2Mem. D0D a2 a1 a0 a b c ( c ) ( a ) ( b ) 8x2Mem. D0D a2 a1 a0 a c b a c b d d e e F F t FPGA Internals: Lookup Tables (LUTs) LUT typically has 2 (or more) outputs, not just one Example: Partitioning a circuit among 3-input 2-output lookup tables First column unused; second column implements AND F e d t Second column unused; first column implements AND/OR sub-circuit (Note: decomposed one 4- input AND input two smaller ANDs to enable partitioning into 3-input sub-circuits) a a
Digital Design Copyright © 2006 Frank Vahid 4 8x2Mem. 00 D0D a2 a1 a0 P1 P0 P6 P7 P8 P9 P2 P3 P5 P4 ( a ) 8x2Mem. 00 D0D a2 a1 a0 m0 m1 o0 o1 m2 m3 Switch matrix FPGA (partial) FPGA Internals: Switch Matrices Previous slides had hardwired connections between LUTs Instead, want to program the connections too Use switch matrices (also known as programmable interconnect) –Simple mux-based version – each output can be set to any of the four inputs just by programming its 2-bit configuration memory ( b ) m0 o0 o1 i0 s0 d s1 i1 i2 i3 m1 m2 m3 2-bit memory 2-bit memory Switch matrix 4x1 mux i0 s0 d s1 i1 i2 i3 4x1 mux a a
Digital Design Copyright © 2006 Frank Vahid 5 8x2Mem D0D a2 a1 a0 0 0 d3 d2 d1 d0 i1 i0 i1 ( a ) 8x2Mem D0D a2 a1 a0 m0 m1 o0 o1 m2 m3 Switch matrix FPGA (partial) FPGA Internals: Switch Matrices Mapping a 2x4 decoder onto an FPGA with a switch matrix ( b ) m0 o0 o1 i0 s0 d s1 i1 i2 i3 m1 m2 m3 Switch matrix 4x1 mux i0 s0 d s1 i1 i2 i3 4x1 mux These bits establish the desired connections a
Digital Design Copyright © 2006 Frank Vahid 6 FPGA Internals: Switch Matrices Mapping the extended seatbelt warning light onto an FPGA with a switch matrix –Recall earlier example (let's ignore d input for simplicity) 8x2Mem D0D a2 a1 a0 k 0 w p s 0 t ( a )( b ) 8x2Mem D0D a2 a1 a0 m0 m1 o0 o1 m2 m0 o0 o1 i0 s0 d s1 i1 i2 i3 m1 m2 m3 Switch matrix FPGA (partial) Switch matrix 4x1 mux i0 s0 d s1 i1 i2 i3 4x1 mux k p s t d x w BeltWarn a x
Digital Design Copyright © 2006 Frank Vahid 7 FPGA Internals: Overall Architecture Consists of hundreds or thousands of CLBs and switch matrices (SMs) arranged in regular pattern on a chip CLB SM CLB Represents channel with tens of wires Connections for just one CLB shown, but all CLBs are obviously connected to channels
Synthesis of Combinational Logic Lab 1 due tonight, Quiz 1 during Fridays recitation.
Decoding Circuits Made by Adham Barghouti
PARTIAL RECONFIGURATION USING FPGAs: ARCHITECTURE 1.
PLDs ROM : Programmable OR array PLA : Programmable Logic Array. Programmable OR – AND arrays. PAL : Programmable Array Logic. Programmable AND array,
Chapter Three: Interconnection Structure The interconnection structure must support the following types of support: –Memory to processor: the CPU reads.
Functions of Combinational Logic Chapter 5 A Systems Approach Instructor Dr. Sameh Abdulatif.
Basic FPGA Architecture (Spartan-6) Slice and I/O Resources.
Adders Used to perform addition, subtraction, multiplication, and division (sometimes) Half-adder adds rightmost (least significant) bit Full-adder.
SG 4: FIT1001 Computer Systems S Important Notice for Lecturers This file is provided as an example only Lecturers are expected to modify / enhance.
Chapter 4 MARIE: An Introduction to a Simple Computer.
Lab 11 : Memory System Fundamentals : Slide #2 Slide #3 Slide #4 Slide #5 ROM Light Sequencer : RAM Fundamentals : ROM Fundamentals : ROM application :
Sistemas Digitais I LESI - 2º ano Lesson 9 - Memory, CPLDs and FPGAs U NIVERSIDADE DO M INHO E SCOLA DE E NGENHARIA Prof. João Miguel Fernandes
Multiplexers1 Today, we’ll study multiplexers, which are just as commonly used as the decoders we presented last time. Again, – These serve as examples.
Computing Systems Organization CT101 – Computing Systems.
SIMS-201 The Telephone System Wired and Wireless.
Eddy Li Eric Wong Martin Ho Kitty Wong Introduction to.
CHAPTER 7 Functions Functions Reading: Epp Chp 7.1, 7.2, 7.4.
+ William Stallings Computer Organization and Architecture 9 th Edition.
Computer Architecture And Organization. Difference between computer organization and computer architecture Computer architecture is the architectural.
Tangent Lines Section 2.1. Secant Line A secant line is a line that connects two points on a graph. Notice the slopes of secant lines are different depending.
Chapter 4: ISA 1 Chapter 4: Instruction Set Architectures CS140 Computer Organization These slides are derived from those of Null & Lobur + the work of.
PCI Bus CENG Spring Dr. Yuriy ALYEKSYEYENKOV 2 The PCI (Peripheral Component Interconnect) bus was developed as a low-cost, processor-independent.
Slide 1 COMPUTING (Higher) Unit 1 Computer Systems Topic 2 – Computer Stucture.
Latches1 The second part of CS231 focuses on sequential circuits, where we add memory to the hardware that we’ve already seen. Our schedule will be very.
Chapter 4 Gates and Circuits. 2 Computers and Electricity Gate A device that performs a basic operation on electrical signals Circuits Gates combined.
Lab 8 : Multiplexer and Demultiplexer Systems: MUX : Slide #2 Slide #3 Slide #4 Slide #5 Slide #6 Security System Basics : DeMUX : Security System Part.
09/04/2013Bahman R. Alyaei1 Chapter 9 Digital Switching and Networks.
Chapter 4: Combinational Logic Dr Mohamed Menacer Taibah University
Gursharan Singh Tatla Introduction to Microprocessors 03-Aug
Active Images Active images Direct layout control (PP-clinic-2) Dick Bronson - RR-CirKits, Inc.
© 2016 SlidePlayer.com Inc. All rights reserved.