Presentation is loading. Please wait.

Presentation is loading. Please wait.

® XC9500XL CPLDs Technical Presentation. ® XC9500XL Overview  Superset of XC9500 CPLD  Optimized for 3.3V systems —compatible levels.

Published byConrad Butler Modified over 7 years ago

Similar presentations

Presentation on theme: "® XC9500XL CPLDs Technical Presentation. ® XC9500XL Overview  Superset of XC9500 CPLD  Optimized for 3.3V systems —compatible levels."— Presentation transcript:

1 ® XC9500XL CPLDs Technical Presentation

2 ® www.xilinx.com XC9500XL Overview  Superset of XC9500 CPLD  Optimized for 3.3V systems —compatible levels with 5.0/2.5V  High f MAX = 200 MHz  Fast t PD = 4 nsec  Best ISP/JTAG support  Best pin-locking  Advanced packaging

3 ® www.xilinx.com Agenda  Overview  Technology  Architecture  Timing  ISP  Electrical Compatibility  Support  Family

4 ® www.xilinx.com XC9500XL Features  Each macrocell independently selects clock source and phase inversion  Clock enable at each macrocell  Hysteresis on all inputs  Pull-up/bus-hold option on pins at power on  Extra-wide function block inputs

5 ® www.xilinx.com Technology  Optimized for high speed 3.3V systems  Leading-edge FLASH technology —0.35um feature-size (0.25um Leff) —4 layers of metal  Superior reliability —Reprogramming endurance = 10,000 —Charge retention = 20 years  Fast programming characteristics

6 ® www.xilinx.com Flash vs E 2 Endurance Relative Endurance (#programming cycles) 0 2000 4000 6000 8000 10000 12000 AlteraXilinx Vendor Reprogramming Cycles  Flash delivers: — Highest quality — No speed degradation — 20 year retention — Reliable reprogramming — Worry free field upgrade

7 ® www.xilinx.com XC9500XL Architecture  Uniform architecture  Identical function blocks  Identical macrocells  Identical I/O pins  Abundant global/product term resources  Optimized synthesis results  Superior pin-locking characteristics

8 ® www.xilinx.com High Level Architecture

9 ® www.xilinx.com FastCONNECT II Switch Matrix  Very high speed switch matrix  Greater connectability for all signals  High routability at high utilization  Software delivers high speed automatically  Substantial power reduction

10 ® www.xilinx.com XC9500XL Function Block  54 Inputs  Highest FB Fanin

11 ® www.xilinx.com XC9500XL Macrocell

12 ® www.xilinx.com Cascading 2 p-terms required here 5 available here 5 native p-terms 3 available here Total = 18 requires 2 cascade times added to t PD

13 ® www.xilinx.com Timing

14 ® www.xilinx.com Timing Example 1 Function Block t IN t OUT t PDI + t LOGI t PD = t IN + t PDI + t LOGI + t OUT

15 ® www.xilinx.com Timing Example 2 B Function Block t IN t OUT t LOGI + t PDI t PTA t A-> B = t IN + t PTA + t LOGI + t PDI + t OUT A

16 ® www.xilinx.com Timing Example 3 D/T Q GCK t GCK t HI t SUI t SU = t IN + t LOGI + t SUI - t GCK t CO = t GCK + t COI + t OUT t H = t GCK + t HI - t IN - t LOGI

17 ® www.xilinx.com ISP  Original XC9500 JTAG and ISP instructions  New instruction: CLAMP —Permits pin by pin definition of logic level  Added S/W support Foundation & WebPACK  Same third party and ATE support package as XC9500 CPLDs (HP, GenRAD, Teradyne)

18 ® www.xilinx.com Voltage Compatibility CORE LOGIC V CCINT = 3.3V V CCIO = 3.3V/2.5V Note: output p-channel gives full rail swing

19 ® www.xilinx.com Voltage Compatibility 3.3V/5V 5V 3.3V Any 5V TTL device XC9500XL Any 3.3V device V CCIO V CCINT 5V 3.3V

20 ® www.xilinx.com Voltage Compatibility 3.3V/2.5V 3.3V 2.5V Any 3.3V device XC9500XL Any 2.5V device VCCIOVCCINT 3.3V 2.5V

21 ® www.xilinx.com  EIA Standard Voltage Levels  No Power Supply Sequencing Restriction XC9500XL Voltage Compatibility Summary

22 ® www.xilinx.com Input Signal Hysteresis V OH V OL 1.40V 1.45V V OUT V IN (VOLTS) 50 mV

23 ® www.xilinx.com Power Optimization  67% decrease from 5V CPLDs  Low power option per macrocell  Even lower power if I/Os swing 0-2.5V  FastCONNECT II lower power than XC9500  I/Os swing full VCCIO range with p-channel pullups (shuts off attached external logic)

24 ® www.xilinx.com XC9500XL Design Software  XC9500XL Fitters in all Xilinx Standard S/W Packages —Foundation —Alliance  Support for Schematics, Verilog, VHDL, Abel —Exemplar —Synopsys —Synplicity —More

25 ® www.xilinx.com Third Party ATE Support  Hewlett-Packard  Teradyne  Gen-RAD  Common Support for both Xilinx FPGAs and CPLDs

26 ® www.xilinx.com XC9500XL Family 9536XL9572XL95144XL95288XL Macrocells 3672144 288 Usable Gates 80016003200 6400 t PD (ns) 455 6 f MAX (MHz) 200178 151 Packages QFP CSP/BGA 44PC 64VQ 48CS 44PC 64VQ 100TQ 48CS 100TQ 144TQ 144CS 144TQ 208PQ 352BG

27 ® www.xilinx.com The Next Generation CPLD  Leadership speed - 4ns/200MHz  Powerful new architecture  Highest programming reliability  FastFLASH technology

Download ppt "® XC9500XL CPLDs Technical Presentation. ® XC9500XL Overview  Superset of XC9500 CPLD  Optimized for 3.3V systems —compatible levels."

Similar presentations

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.
Design Kit. CoolRunner-II RealDigital CPLDs Advanced.18  process technology JTAG In-System Programming Support – IEEE 1532 Compliant Advanced design.

Design Kit. CoolRunner-II RealDigital CPLDs Advanced.18  process technology JTAG In-System Programming Support – IEEE 1532 Compliant Advanced design.
Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.

Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.
PLD Technology Basics. Basic PAL Architecture DQ Q CLK OE Fuse.

PLD Technology Basics. Basic PAL Architecture DQ Q CLK OE Fuse.
Implementing Logic Gates and Circuits Discussion D5.1.

Implementing Logic Gates and Circuits Discussion D5.1.
Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.

Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.
The Xilinx 95108 CPLD Lecture 4.2. XC9500 CPLDs 5 volt in-system programmable (ISP) CPLDs 5 ns pin-to-pin 36 to 288 macrocells (6400 gates) Industry’s.

The Xilinx CPLD Lecture 4.2. XC9500 CPLDs 5 volt in-system programmable (ISP) CPLDs 5 ns pin-to-pin 36 to 288 macrocells (6400 gates) Industry’s.
Introduction to Computer Engineering by Richard E. Haskell Xilinx CPLDs Lab 2b Module M2.4.

Introduction to Computer Engineering by Richard E. Haskell Xilinx CPLDs Lab 2b Module M2.4.
FPGAs and VHDL Lecture L13.1 Sections 13.1 – 13.3.

FPGAs and VHDL Lecture L13.1 Sections 13.1 – 13.3.
Implementing Digital Circuits Lecture L3.1. Implementing Digital Circuits Transistors and Integrated Circuits Transistor-Transistor Logic (TTL) Programmable.

Implementing Digital Circuits Lecture L3.1. Implementing Digital Circuits Transistors and Integrated Circuits Transistor-Transistor Logic (TTL) Programmable.
Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.
Programmable Solutions in Smart Card Readers. ® www.xilinx.com Xilinx Overview  Xilinx - The Industry Leader in Logic Solutions - FPGAs & CPLDs —High-density.

Programmable Solutions in Smart Card Readers. ® Xilinx Overview  Xilinx - The Industry Leader in Logic Solutions - FPGAs & CPLDs —High-density.
CoolRunner ™ -II Low Cost Solutions. Quick Start Training Introduction CoolRunner-II system level solution savings Discrete devices vs. CoolRunner-II.

CoolRunner ™ -II Low Cost Solutions. Quick Start Training Introduction CoolRunner-II system level solution savings Discrete devices vs. CoolRunner-II.
XC9000 Series In-System Programming (ISP) and Manufacturing Flows Frank Toth February 20, 2000 ®

XC9000 Series In-System Programming (ISP) and Manufacturing Flows Frank Toth February 20, 2000 ®
Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.

Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.
Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.

Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.
ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.

ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.
CSET 4650 Field Programmable Logic Devices Dan Solarek Introduction to CPLDs Complex Programmable Logic Devices.

CSET 4650 Field Programmable Logic Devices Dan Solarek Introduction to CPLDs Complex Programmable Logic Devices.
CoolRunner™ CPLD Overview

CoolRunner™ CPLD Overview
Xilinx CPLDs Low Cost Solutions At All Voltages. 0.35u CPLD Product Portfolio Complete Solutions for all Markets 0.18u 0.25u XC9500XL 3.3V 5.0 ns t PD.

Xilinx CPLDs Low Cost Solutions At All Voltages. 0.35u CPLD Product Portfolio Complete Solutions for all Markets 0.18u 0.25u XC9500XL 3.3V 5.0 ns t PD.

Similar presentations

Ads by Google