Presentation is loading. Please wait.

Presentation is loading. Please wait.

Pipeline Processor Design Project Jarred Beck. Design Assumptions Three bit opcode This is to be able to address all of the 8k memory directly. 2 13 =

Published byRafe Fleming Modified over 8 years ago

Similar presentations

Presentation on theme: "Pipeline Processor Design Project Jarred Beck. Design Assumptions Three bit opcode This is to be able to address all of the 8k memory directly. 2 13 ="— Presentation transcript:

1 Pipeline Processor Design Project Jarred Beck

2 Design Assumptions Three bit opcode This is to be able to address all of the 8k memory directly. 2 13 = 8192 16 registers with some limitations In certain formats, only the first 8 are able to reached Two reserved registers for the lw and sw.

3 Design Assumptions Cont. Pipeline Data Path Structure Ease of testability. (theoretically) Fast. Compiler responsibility’s Hazard Prevention. Lw and Sw data moving. Jump return.

4 Register List RegisterRegister #Description $zero0 Holds constant zero value $a01 Holds an argument value $a12 Holds an argument value $a23 Holds an argument value $t04 Holds an argument value $t15 Holds a temporary value $s06 Holds a saved value $lr7 Last value loaded from memory $sr8 Last value stored into memory $s09 Holds a saved value $s110 Holds a saved value $t211 Holds a saved value $t312 Holds a saved value $ra13 Holds the return

5 Instruction Set Instruction Set Formats Inst. TypeFormat OpcodeResult Reg.Argument 1 Argument 2ALU Op Arithmatic (A)XXXXXXX XXXXX Opcode Compare Reg. 1 Compare Reg. 2Direction Branch Offset Branch (Br)XXX XXXXXXX OpcodeAddress Jump (J)XXXXXXXXXXXXXXXX OpcodeAddress Memory (M)XXXXXXXXXXXXXXXX

6 Instruction Set Cont. Opcode Instructions Arithmatic** Jump (J) Load Word (Lw) Store Word (Sw) Nop Hlt Beq Bneq ** has sub opcodes Instructions Add Sub And Or Beq Bneq j lw sw hlt nop

7 Control Unit 11 bits wide. Controls include Branch Flags Jump Flag Data Memory Read and Write Flags Register Write Flag Mux controls for Memory Input, Register Input, and Register Address

8 Control Unit Cont. Opcode Instructions Control Pattern Arithmatic**00000001100 Jump (J)10000000101 Load Word (Lw)00100101100 Store Word (Sw)00011000100 Nop00000000100 Hlt00000000000 Beq01000000110 Bneq00000010110 Control BitFunction 10Jump Flag 9BEQ Flag 8Data Read 7Data Write 6Data Select 5 Reg Write Sel. 4BNEQ Flag 3Reg Write 2PC Write 1 Branch Signal 0LW Addr Sel

9 Datapath

10 Simulation Results Individual Components All Components passed tests Datapath and CPU Datapath Passed tests Control Unit Passed test Memory passed Top level CPU problems

11 Moving Forward Debug Top level VHDL Altera passes compilation ModelSim gives error Synthesize corrected version into board

12 Questions? The End

Download ppt "Pipeline Processor Design Project Jarred Beck. Design Assumptions Three bit opcode This is to be able to address all of the 8k memory directly. 2 13 ="

Similar presentations

Adding the Jump Instruction

Adding the Jump Instruction
Morgan Kaufmann Publishers The Processor

Morgan Kaufmann Publishers The Processor
1 ECE462/562 ISA and Datapath Review Ali Akoglu. 2 Instruction Set Architecture A very important abstraction –interface between hardware and low-level.

1 ECE462/562 ISA and Datapath Review Ali Akoglu. 2 Instruction Set Architecture A very important abstraction –interface between hardware and low-level.
MIPS processor continued. Review Different parts in the processor should be connected appropriately to be able to carry out the functions. Connections.

MIPS processor continued. Review Different parts in the processor should be connected appropriately to be able to carry out the functions. Connections.
ELEN 468 Advanced Logic Design

ELEN 468 Advanced Logic Design
{ CPU Design-Project CPU Design-Project Multicycle Datapath with Finite State Machine as Control Unit N.S.V Ravi Tej Uppu.

{ CPU Design-Project CPU Design-Project Multicycle Datapath with Finite State Machine as Control Unit N.S.V Ravi Tej Uppu.
Term Project Overview Yong Wang. Introduction Goal –familiarize with the design and implementation of a simple pipelined RISC processor What to do –Build.

Term Project Overview Yong Wang. Introduction Goal –familiarize with the design and implementation of a simple pipelined RISC processor What to do –Build.
Levels in Processor Design

Levels in Processor Design
Computer Structure - Datapath and Control Goal: Design a Datapath  We will design the datapath of a processor that includes a subset of the MIPS instruction.

Computer Structure - Datapath and Control Goal: Design a Datapath  We will design the datapath of a processor that includes a subset of the MIPS instruction.
COSC 3430 L08 Basic MIPS Architecture.1 COSC 3430 Computer Architecture Lecture 08 Processors Single cycle Datapath PH 3: Sections 5.1-5.4.

COSC 3430 L08 Basic MIPS Architecture.1 COSC 3430 Computer Architecture Lecture 08 Processors Single cycle Datapath PH 3: Sections
1 Pipelining Reconsider the data path we just did Each instruction takes from 3 to 5 clock cycles However, there are parts of hardware that are idle many.

1 Pipelining Reconsider the data path we just did Each instruction takes from 3 to 5 clock cycles However, there are parts of hardware that are idle many.
Ceng 450 Project. Pinout of Processor Interrupt is optional Processor in_port[7:0] out_port[7:0] clock rst interrupt.

Ceng 450 Project. Pinout of Processor Interrupt is optional Processor in_port[7:0] out_port[7:0] clock rst interrupt.
Chapter 4 CSF 2009 The processor: Building the datapath.

Chapter 4 CSF 2009 The processor: Building the datapath.
Pipelined Datapath and Control

Pipelined Datapath and Control
CS.305 Computer Architecture Enhancing Performance with Pipelining Adapted from Computer Organization and Design, Patterson & Hennessy, © 2005, and from.

CS.305 Computer Architecture Enhancing Performance with Pipelining Adapted from Computer Organization and Design, Patterson & Hennessy, © 2005, and from.
CDA 3101 Fall 2013 Introduction to Computer Organization

CDA 3101 Fall 2013 Introduction to Computer Organization
EE 3755 Datapath Presented by Dr. Alexander Skavantzos.

EE 3755 Datapath Presented by Dr. Alexander Skavantzos.
CSE431 L06 Basic MIPS Pipelining.1Irwin, PSU, 2005 MIPS Pipeline Datapath Modifications  What do we need to add/modify in our MIPS datapath? l State registers.

CSE431 L06 Basic MIPS Pipelining.1Irwin, PSU, 2005 MIPS Pipeline Datapath Modifications  What do we need to add/modify in our MIPS datapath? l State registers.
Datapath and Control AddressInstruction Memory Write Data Reg Addr Register File ALU Data Memory Address Write Data Read Data PC Read Data Read Data.

Datapath and Control AddressInstruction Memory Write Data Reg Addr Register File ALU Data Memory Address Write Data Read Data PC Read Data Read Data.
COM181 Computer Hardware Lecture 6: The MIPs CPU.

COM181 Computer Hardware Lecture 6: The MIPs CPU.

Similar presentations

Ads by Google