Presentation is loading. Please wait.

Presentation is loading. Please wait.

Digital Logic & Design Vishal Jethava Lecture 11 svbitec.wordpress.com.

Published byDaniel Glenn Modified over 8 years ago

Similar presentations

Presentation on theme: "Digital Logic & Design Vishal Jethava Lecture 11 svbitec.wordpress.com."— Presentation transcript:

1 Digital Logic & Design Vishal Jethava Lecture 11 svbitec.wordpress.com

2 Recap Karnaugh Maps Mapping Standard SOP expressions Mapping Non-Standard SOP expressions Simplification of K-maps Don’t care states svbitec.wordpress.com

3 Mapping a Standard POS expression Selecting n-variable K-map 0 marked in cell for each maxterm Remaining cells marked with 1 svbitec.wordpress.com

4 Mapping of Standard POS expression POS expression AB\C01 0010 0101 1110 1010 A\BC00011110 01010 11001 svbitec.wordpress.com

5 Simplification of POS expressions using K-map Mapping of expression Forming of Groups of 0s Each group represents sum term 3-variable K-map 1 cell group yields a 3 variable sum term 2 cell group yields a 2 variable sum term 4 cell group yields a 1 variable sum term 8 cell group yields a value of 0 for function svbitec.wordpress.com

6 Simplification of POS expressions using K-map3 4-variable K-map 1 cell group yields a 4 variable sum term 2 cell group yields a 3 variable sum term 4 cell group yields a 2 variable sum term 8 cell group yields a 1 variable sum term 16 cell group yields a value of 0 for function svbitec.wordpress.com

7 Simplification of POS expressions using K-map AB\C 01 0001 0110 1111 1001 A\BC 00011110 00111 11000 svbitec.wordpress.com

8 Simplification of POS expressions using K-map AB\C 01 0000 0111 1111 1001 A\BC 00011110 00011 11110 svbitec.wordpress.com

9 Simplification of POS expressions using K-map AB\CD00011110 000110 010011 111111 101110 svbitec.wordpress.com

10 Simplification of POS expressions using K-map AB\CD00011110 000010 010011 111011 101010 svbitec.wordpress.com

11 Simplification of POS expressions using K-map AB\CD00011110 001011 010001 111110 101011 svbitec.wordpress.com

12 Conversion between SOP & POS using K-map Groups of 1s represents SOP expression Groups of 0s represents POS expression svbitec.wordpress.com

13 Conversion between SOP & POS using K-map AB\CD00011110 001011 010001 111110 101011 svbitec.wordpress.com

14 5-Variable K-map Represented as two, 4 variable K-map svbitec.wordpress.com

15 5-Varaible K-map BC\DE00011110 000132 014576 1112131514 10891110 svbitec.wordpress.com

16 5-Varaible K-map BC\DE00011110 0016171918 0120212322 1128293130 1024252726 svbitec.wordpress.com

17 Simplification of a 5-Variable K-map 5 variable K-map mapping 5 variable K-map grouping 5 variable K-map simplification svbitec.wordpress.com

18 5-Varaible K-map simplification BC\DE00011110 000101 010100 110001 100011 svbitec.wordpress.com

19 5-Varaible K-map simplification BC\DE00011110 001100 011100 110001 100111 svbitec.wordpress.com

20 Functions having multiple outputs Ckt receives a BCD number input Displays decimal number 0 to 9 on a single digit 7-segment display Ckt receives two 2-bit numbers A and B Sets one of three outputs to >, =, or < svbitec.wordpress.com

21 7-Segment Display svbitec.wordpress.com

22 InputsOutput ABCDa 00001 00010 00101 00111 01000 01011 01101 01111 InputsOutput ABCDa 10001 10011 1010X 1011X 1100X 1101X 1110X 1111X Function Table for Segment ‘a’ svbitec.wordpress.com

23 InputsOutput ABCDb 00001 00011 00101 00111 01001 01010 01100 01111 InputsOutput ABCDb 10001 10011 1010X 1011X 1100X 1101X 1110X 1111X Function Table for Segment ‘b’ svbitec.wordpress.com

24 InputsOutput ABCDc 00001 00011 00100 00111 01001 01011 01101 01111 InputsOutput ABCDc 10001 10011 1010X 1011X 1100X 1101X 1110X 1111X Function Table for Segment ‘c’ svbitec.wordpress.com

25 InputsOutput ABCDd 00001 00010 00101 00111 01000 01011 01101 01110 InputsOutput ABCDd 10001 10011 1010X 1011X 1100X 1101X 1110X 1111X Function Table for Segment ‘d’ svbitec.wordpress.com

26 InputsOutput ABCDe 00001 00010 00101 00110 01000 01010 01101 01110 InputsOutput ABCDe 10001 10010 1010X 1011X 1100X 1101X 1110X 1111X Function Table for Segment ‘e’ svbitec.wordpress.com

27 InputsOutput ABCDf 00001 00010 00100 00110 01001 01011 01101 01110 InputsOutput ABCDf 10001 10011 1010X 1011X 1100X 1101X 1110X 1111X Function Table for Segment ‘f’ svbitec.wordpress.com

28 InputsOutput ABCDg 00000 00010 00101 00111 01001 01011 01101 01110 InputsOutput ABCDg 10001 10011 1010X 1011X 1100X 1101X 1110X 1111X Function Table for Segment ‘g’ svbitec.wordpress.com

29 Karnaugh Map for Segment ‘a’ AB\CD00011110 001011 010111 11xxxx 1011xx svbitec.wordpress.com

30 Karnaugh Map for Segment ‘b’ AB\CD00011110 001111 011010 11xxxx 1011xx svbitec.wordpress.com

31 Karnaugh Map for Segment ‘c’ AB\CD00011110 001110 011111 11xxxx 1011xx svbitec.wordpress.com

32 Karnaugh Map for Segment ‘d’ AB\CD00011110 001011 010101 11xxxx 1011xx svbitec.wordpress.com

33 Karnaugh Map for Segment ‘e’ AB\CD00011110 001001 010001 11xxxx 1010xx svbitec.wordpress.com

34 Karnaugh Map for Segment ‘f’ AB\CD00011110 001000 011101 11xxxx 1011xx svbitec.wordpress.com

35 Karnaugh Map for Segment ‘g’ AB\CD00011110 000011 011101 11xxxx 1011xx svbitec.wordpress.com

36 7-Segment Circuit svbitec.wordpress.com

Download ppt "Digital Logic & Design Vishal Jethava Lecture 11 svbitec.wordpress.com."

Similar presentations

Digital Logic & Design Vishal Jethva Lecture 13 SVBITEC.WORDPRESS.COM.

Digital Logic & Design Vishal Jethva Lecture 13 SVBITEC.WORDPRESS.COM.
1 Homework Reading –Tokheim, Section 5-10, 7-4 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.

1 Homework Reading –Tokheim, Section 5-10, 7-4 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,

ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
CS 140 Lecture 2 Combinational Logic CK Cheng 4/04/02.

CS 140 Lecture 2 Combinational Logic CK Cheng 4/04/02.
Combinational Logic Discussion D2.5. Combinational Logic Combinational Logic inputsoutputs Outputs depend only on the current inputs.

Combinational Logic Discussion D2.5. Combinational Logic Combinational Logic inputsoutputs Outputs depend only on the current inputs.
Give qualifications of instructors: DAP

Give qualifications of instructors: DAP
ENGIN112 L13: Combinational Design Procedure October 1, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 13 Combinational Design Procedure.

ENGIN112 L13: Combinational Design Procedure October 1, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 13 Combinational Design Procedure.
CS 151 Digital Systems Design Lecture 13 Combinational Design Procedure.

CS 151 Digital Systems Design Lecture 13 Combinational Design Procedure.
ECE 331 – Digital System Design Karnaugh Maps and Determining a Minimal Cover (Lecture #7) The slides included herein were taken from the materials accompanying.

ECE 331 – Digital System Design Karnaugh Maps and Determining a Minimal Cover (Lecture #7) The slides included herein were taken from the materials accompanying.
Chapter 3 Combinational Logic Design

Chapter 3 Combinational Logic Design
AOI Logic Implementation © 2014 Project Lead The Way, Inc.Digital Electronics.

AOI Logic Implementation © 2014 Project Lead The Way, Inc.Digital Electronics.
Computer Programming Skills Revision Prepared by: Ghader Kurdi.

Computer Programming Skills Revision Prepared by: Ghader Kurdi.
AOI Logic Implementation

AOI Logic Implementation
Lecture No. 14 Combinational Functional Devices svbitec.wordpress.com.

Lecture No. 14 Combinational Functional Devices svbitec.wordpress.com.
Boolean Algebra and Logic Simplification

Boolean Algebra and Logic Simplification
Digital Logic and Design Vishal Jethva Lecture No. 10 svbitec.wordpress.com.

Digital Logic and Design Vishal Jethva Lecture No. 10 svbitec.wordpress.com.
Digital Logic & Design Vishal Jethava Lecture 12 svbitec.wordpress.com.

Digital Logic & Design Vishal Jethava Lecture 12 svbitec.wordpress.com.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders.

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders.
Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.

Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.
طراحی مدارهای منطقی نیمسال دوم 92-93 دانشگاه آزاد اسلامی واحد پرند.

طراحی مدارهای منطقی نیمسال دوم دانشگاه آزاد اسلامی واحد پرند.

Similar presentations

Ads by Google