Presentation is loading. Please wait.

Presentation is loading. Please wait.

Managing Performance and Efficiency of a Processor Advisor: Dr. Vishwani Agrawal Committee: Dr. Adit Singh and Dr. Victor Nelson Department of Electrical.

Published byKatherine Henderson Modified over 8 years ago

Similar presentations

Presentation on theme: "Managing Performance and Efficiency of a Processor Advisor: Dr. Vishwani Agrawal Committee: Dr. Adit Singh and Dr. Victor Nelson Department of Electrical."— Presentation transcript:

1 Managing Performance and Efficiency of a Processor Advisor: Dr. Vishwani Agrawal Committee: Dr. Adit Singh and Dr. Victor Nelson Department of Electrical and Computer Engineering Auburn University November 1, 2012Aditi Shinde: MEE Project Defense1 Master’s Project Defense Aditi Shinde

2 OUTLINE  Motivation  Chip Power Density  System Optimization Triangle  Performance  Characteristic of a Performance Metric  Existing Metrics  Energy Efficiency  Energy Efficiency Metrics  Problem Statement  Proposed Work  Characterization of Intel Pentium M  Cycle Efficiency  Cycle Efficiency and Performance  Conclusion  Limitations  Future Work  References Aditi Shinde: MEE Project DefenseNovember 1, 20122

3 Aditi Shinde: MEE Project Defense 4004 8008 8080 8085 8086 286 386 486 Pentium® P6 1 10 100 1000 10000 19701980199020002010 Year Power Density (W/cm 2 ) Hot Plate Nuclear Reactor Rocket Nozzle Sun’s Surface Source: Patrick P. Gelsinger, Keynote, ISSCC, Feb. 2001 VLSI Chip Power Density 3

4 Performance System Optimization Triangle Aditi Shinde: MEE Project DefenseNovember 1, 20124

5  How fast is your computer ?  Performance = Aditi Shinde: MEE Project DefenseNovember 1, 20125 Source: D. A. Patterson and J. L. Hennessy, Computer Organization & Design, the hardware/Software Interface, Fourth Edition, San Francisco, California: Morgan Kaufman Publishers, Inc., 2008.

6  Linearity  Reliability  Repeatability  Easiness of measurement  Consistency  Independence Aditi Shinde: MEE Project DefenseNovember 1, 20126 Source: D. J. Lilja, ”Measuring Computer Performance: A Practitioner’s Guide”, Cambridge University Press, New York, NY, 2000

7  Clock Rate  MIPS  MFLOPS  SPEC  QUIPS  Synthetic Benchmarks  Execution Time Aditi Shinde: MEE Project DefenseNovember 1, 20127

8  Performance achieved per unit power.  Useful in determining battery life of a computer system. Aditi Shinde: MEE Project DefenseNovember 1, 20128

9  Et 2 Energy and Time (square) Product  Power × Time (Energy per Operation) Aditi Shinde: MEE Project DefenseNovember 1, 20129 Source: M. Hicks,” Energy Efficient Branch Prediction” in Doctor of Philosophy thesis, University of Hertfordshire, Dec. 2007

10  Given a limited source of energy, can we determine the number of cycles (and hence the number of instructions) that can be executed for a given processor? Aditi Shinde: MEE Project DefenseNovember 1, 201210

11  We characterize the Intel Pentium M processor and define a new metric called ‘Cycle Efficiency’ and analyze it. 11

12  Source: K. Kim, “Ultra Low Power CMOS Design” in Doctor of Philosophy’s dissertation, Auburn University, Dept. of ECE, Auburn, Alabama, May 2011. Aditi Shinde: MEE Project DefenseNovember 1, 201212

13 Aditi Shinde: MEE Project DefenseNovember 1, 201213

14  We define new metric, cycle efficiency as Aditi Shinde: MEE Project DefenseNovember 1, 201214

15 Aditi Shinde: MEE Project DefenseNovember 1, 201215

16  For a program that executes in 1.3 billion clock cycles. VoltageFrequencyCycle EfficiencyTimeTotal Energy Consumed 1.2 V1.3 GHz15 megacycles/joule1 seconds86.7 Joules 0.6 V350 MHz70 megacycles/joule4 seconds18.6 Joules 200 mV100 MHz660 megacycles/joule 13 seconds1.97 Joules November 1, 2012Aditi Shinde: MEE Project Defense16

17  November 1, 2012Aditi Shinde: MEE Project Defense 17

18  Performance = Say, Time factor =  Energy Efficiency = = Aditi Shinde: MEE Project DefenseNovember 1, 201218

19  Performance proportional to Time Factor.  Energy Efficiency proportional to Cycle Efficiency.  Role played is analogous. Aditi Shinde: MEE Project DefenseNovember 1, 201219

20  Number of cycles that can be completed per given energy resource can be determined.  Number of instructions and hence what part of the program that can be executed knowing the cycles taken per instruction can be determined. Aditi Shinde: MEE Project DefenseNovember 1, 201220

21  Power values are benchmark program dependent.  ‘Almost Perfect Approximation’ by curve fitting and trend line insertion techniques. Aditi Shinde: MEE Project DefenseNovember 1, 201221

22  Running benchmark programs on actual processor and finding the energy per cycle.  Averaging values over number of benchmark programs to reduce program dependency. Aditi Shinde: MEE Project DefenseNovember 1, 201222

23  Other approaches, like using the Alpha Power Law Model for MOSFETS can also be used for characterization.  Designing a method where operating points between ‘best energy efficient’ and ‘best performance’ can be derived depending on our requirements. Aditi Shinde: MEE Project DefenseNovember 1, 201223

24 1. Synopsys, Inc., “HSPICE User Guide: Simulation and Analysis”, www.synopsys.com.www.synopsys.com 2. H. Hanson, K. Rajamani, S. Keckler, F. Rawson, S. Ghiasi, J. Rubio, “Thermal Response to DVFS: Analysis with an Intel Pentium M,” In Proceedings of International Symposium on Low Power Electronics and Design, August 27–29, 2007, Portland, Oregon, pp. 219-224 3. M. Hicks,” Energy Efficient Branch Prediction” in Doctor of Philosophy thesis, University of Hertfordshire, Dec. 2007. 4. D. J. Lilja, ”Measuring Computer Performance: A Practitioner’s Guide,” Cambridge University Press, New York, NY, 2000. 5. K. Kim, “Ultra Low Power CMOS Design,” Doctor of Philosophy’s dissertation, Auburn University, Dept. of ECE, Auburn, Alabama, May 2011. 6. Patrick P. Gelsinger, Keynote, ISSCC, Feb. 2001. Aditi Shinde: MEE Project DefenseNovember 1, 201224

25 7. D. A. Patterson and J. L. Hennessy, Computer Organization & Design, the Hardware/Software Interface, Fourth Edition, San Francisco, California: Morgan Kaufman Publishers, Inc., 2008. 8. W. Zhao and Y. Cao, “New Generation of Predictive Technology Model for Sub-45nm Early Design Exploration,“ IEEE Transactions on Electron Devices, vol. 53, no. 11, pp. 2816–2823, 2006. 25

26 Aditi Shinde: MEE Project DefenseNovember 1, 201226

27  Aditi Shinde: MEE Project DefenseNovember 1, 2012

Download ppt "Managing Performance and Efficiency of a Processor Advisor: Dr. Vishwani Agrawal Committee: Dr. Adit Singh and Dr. Victor Nelson Department of Electrical."

Similar presentations

EVALUATION OF A CIRCUIT PATH DELAY TUNING TECHNIQUE FOR NANOMETER CMOS Advisor: Dr. Adit D. Singh Committee members: Dr. Vishwani D. Agrawal and Dr. Victor.

EVALUATION OF A CIRCUIT PATH DELAY TUNING TECHNIQUE FOR NANOMETER CMOS Advisor: Dr. Adit D. Singh Committee members: Dr. Vishwani D. Agrawal and Dr. Victor.
Weighted Random and Transition Density Patterns for Scan-BIST Farhana Rashid* Vishwani D. Agrawal Auburn University ECE Department, Auburn, Alabama 36849.

Weighted Random and Transition Density Patterns for Scan-BIST Farhana Rashid* Vishwani D. Agrawal Auburn University ECE Department, Auburn, Alabama
10/28/2009VLSI Design & Test Seminar1 Diagnostic Tests and Full- Response Fault Dictionary Vishwani D. Agrawal ECE Dept., Auburn University Auburn, AL.

10/28/2009VLSI Design & Test Seminar1 Diagnostic Tests and Full- Response Fault Dictionary Vishwani D. Agrawal ECE Dept., Auburn University Auburn, AL.
October 2nd 2013 1 Karthik’s MS Defense DVF4: A Dual Vth Feedback Type 4-Transistor Level Converter Master’s Defense Karthik Naishathrala Jayaraman Department.

October 2nd Karthik’s MS Defense DVF4: A Dual Vth Feedback Type 4-Transistor Level Converter Master’s Defense Karthik Naishathrala Jayaraman Department.
1 Dictionary-Less Defect Diagnosis as Surrogate Single Stuck-At Faults Chidambaram Alagappan Vishwani D. Agrawal Department of Electrical and Computer.

1 Dictionary-Less Defect Diagnosis as Surrogate Single Stuck-At Faults Chidambaram Alagappan Vishwani D. Agrawal Department of Electrical and Computer.
Minimum Energy CMOS Design with Dual Subthrehold Supply and Multiple Logic-Level Gates Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University.

Minimum Energy CMOS Design with Dual Subthrehold Supply and Multiple Logic-Level Gates Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University.
Low Power Design of CMOS Circuits Vishwani D. Agrawal James J. Danaher Professor ECE Dept., Auburn University, Auburn, AL 36849 Nov 19, 20091Agrawal: Low.

Low Power Design of CMOS Circuits Vishwani D. Agrawal James J. Danaher Professor ECE Dept., Auburn University, Auburn, AL Nov 19, 20091Agrawal: Low.
Lecture 7: 9/17/2002CS170 Fall 20021 CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.

Lecture 7: 9/17/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.
Dynamic SCAN Clock control In BIST Circuits

Dynamic SCAN Clock control In BIST Circuits
Polynomial-Time Algorithms for Designing Dual-Voltage Energy Efficient Circuits Master’s Thesis Defense Mridula Allani Advisor : Dr. Vishwani D. Agrawal.

Polynomial-Time Algorithms for Designing Dual-Voltage Energy Efficient Circuits Master’s Thesis Defense Mridula Allani Advisor : Dr. Vishwani D. Agrawal.
Energy Source Lifetime Optimization for a Digital System through Power Management Advisor: Dr. Vishwani Agrawal Committee: Dr. Adit Singh and Dr. Victor.

Energy Source Lifetime Optimization for a Digital System through Power Management Advisor: Dr. Vishwani Agrawal Committee: Dr. Adit Singh and Dr. Victor.
Dual Voltage Design for Minimum Energy Using Gate Slack Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University Auburn, AL 36849, USA IEEE ICIT-SSST.

Dual Voltage Design for Minimum Energy Using Gate Slack Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University Auburn, AL 36849, USA IEEE ICIT-SSST.
Architectural Power Management for Battery Lifetime Optimization in Portable Systems Department of Electrical and Computer Engineering Auburn University,

Architectural Power Management for Battery Lifetime Optimization in Portable Systems Department of Electrical and Computer Engineering Auburn University,
Copyright 2004 David J. Lilja1 Performance metrics What is a performance metric? Characteristics of good metrics Standard processor and system metrics.

Copyright 2004 David J. Lilja1 Performance metrics What is a performance metric? Characteristics of good metrics Standard processor and system metrics.
Spring 2008, Jan. 14 ELEC 5200-001/6200-001 Lecture 2 1 ELEC 5200-001/6200-001 Computer Architecture and Design Spring 2007 Introduction Vishwani D. Agrawal.

Spring 2008, Jan. 14 ELEC / Lecture 2 1 ELEC / Computer Architecture and Design Spring 2007 Introduction Vishwani D. Agrawal.
Energy Source Lifetime Optimization for a Digital System through Power Management Department of Electrical and Computer Engineering Auburn University,

Energy Source Lifetime Optimization for a Digital System through Power Management Department of Electrical and Computer Engineering Auburn University,
8/19/04ELEC 5970-003/6970-0031 ELEC 5970-003/6970-003 Advanced Topics in Electrical Engineering Designing VLSI for Low-Power and Self-Test Fall 2004 Vishwani.

8/19/04ELEC / ELEC / Advanced Topics in Electrical Engineering Designing VLSI for Low-Power and Self-Test Fall 2004 Vishwani.
Priyadharshini Shanmugasundaram Vishwani D. Agrawal DYNAMIC SCAN CLOCK CONTROL FOR TEST TIME REDUCTION MAINTAINING.

Priyadharshini Shanmugasundaram Vishwani D. Agrawal DYNAMIC SCAN CLOCK CONTROL FOR TEST TIME REDUCTION MAINTAINING.
A Two Phase Approach for Minimal Diagnostic Test Set Generation Mohammed Ashfaq Shukoor Vishwani D. Agrawal 14th IEEE European Test Symposium Seville,

A Two Phase Approach for Minimal Diagnostic Test Set Generation Mohammed Ashfaq Shukoor Vishwani D. Agrawal 14th IEEE European Test Symposium Seville,
8/18/05ELEC 5970-001/6970-001 Lecture 11 ELEC 5970-001/6970-001 (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

8/18/05ELEC / Lecture 11 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Similar presentations

Ads by Google