Presentation is loading. Please wait.

Presentation is loading. Please wait.

Energy Source Lifetime Optimization for a Digital System through Power Management Department of Electrical and Computer Engineering Auburn University,

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "Energy Source Lifetime Optimization for a Digital System through Power Management Department of Electrical and Computer Engineering Auburn University,"— Presentation transcript:

1 Energy Source Lifetime Optimization for a Digital System through Power Management Department of Electrical and Computer Engineering Auburn University, Auburn, AL 36849 6/10/2015 1 Manish Kulkarni & Vishwani D. Agrawal Manish Kulkarni & Vishwani Agrawal

2 Outline Voltage and Clock Management (DVFS) – A typical battery-powered system Battery simulation model Battery lifetime and efficiency Problem statement Proposed method – Determine operating voltage – Determine minimum battery size – Extend battery size to satisfy required lifetime Minimum energy mode operation Summary References 6/10/20152Manish Kulkarni & Vishwani Agrawal

3 Dynamic Voltage and Frequency Scaling (DVFS) 6/10/2015Manish Kulkarni & Vishwani Agrawal3 DC – DC Voltage Converter [9] Electronic System 4.2 V to 3.5 V Lithium- ion Battery Decoupling Capacitor VDD GND Electronic systems are not always required to be in highest performance mode Frequency and voltage can be varied Multi-voltage domains can be created which can use DVFS or power shutdown

4 6/10/20154 Battery Simulation Model Lithium-ion battery, unit cell capacity: N = 1 (400mAh) Battery sizes, N = 2 (800mAh), N = 3 (1.2Ah), etc. Ref: M. Chen and G. A. Rincón-Mora, “Accurate Electrical Battery Model Capable of Predicting Runtime and I-V Performance,” IEEE Transactions on Energy Conversion, vol. 21, no. 2, pp. 504–511, June 2006. Manish Kulkarni & Vishwani Agrawal

5 6/10/20155 Spice Simulation of Battery Model 1008 Sec Manish Kulkarni & Vishwani Agrawal For a fixed current load

6 Battery Efficiency Consider a 1.2 Ah battery and I Batt = 3.6A Ideal lifetime = 1.2Ah/3.6A = 1/3 hour = 1200s Actual lifetime from simulation = 1008s Efficiency= (Actual lifetime)/(Ideal lifetime) =1008/1200 =0.84 or 84% 6/10/20156Manish Kulkarni & Vishwani Agrawal

7 Problem Statement Selecting a battery: Battery should be capable of supplying power (current) for required system performance (clock rate). Meeting the battery lifetime requirement; lifetime is the interval between replacement or recharge. Extend battery lifetime by DVFS. Find VDD and clock rate for maximum lifetime. 6/10/20157Manish Kulkarni & Vishwani Agrawal

8 6/10/20158 Step 1: Determine the operating voltage based on required performance. Step 2: Determine minimum battery size for efficiency ≥ 85% Step 3: Increase battery size over the minimum size to meet lifetime requirement. Step 4: Determine a lower performance mode with maximum lifetime. Proposed Method Manish Kulkarni & Vishwani Agrawal

9 Determining Operating Voltage 200,000 copies of 32-bit Ripple Carry Adder (RCA) – Makes it ≈ 70 million gate circuit Consider a performance requirement of 200MHz clock, critical path delay ≤ 5ns. Circuit simulation gives, VDD = 0.6V and I Batt = 477mA. 6/10/20159Manish Kulkarni & Vishwani Agrawal

10 6/10/201510 Spice Simulation of System 200 MHz 477 mA Manish Kulkarni & Vishwani Agrawal

11 6/10/201511 Determine Minimum Battery Size For required current (477 mA) & Battery Efficiency ≥ 85 % We Choose 400 mAh Battery Manish Kulkarni & Vishwani Agrawal

12 Battery Lifetime vs. VDD and Clock Rate A meaningful measure of the work done by the battery is its lifetime in terms of clock cycles. For the range of voltages with correct operation, i.e., VDD = 0.1V to 1.0V, we obtain circuit delay and clock rate from HSPICE simulation. Calculate battery lifetime in clock cycles for each VDD. Find VDD and clock rate for maximum battery lifetime. 6/10/201512Manish Kulkarni & Vishwani Agrawal

13 6/10/201513 Higher Circuit Speed, Lower Battery Efficiency Simulation of 400mAh Battery Over operating voltage range of 0.1 V to 1 V 0.098 0.560 3.860 23.00 88.00 199.0 325.0 446.0 557.0 657.0 (MHz) Manish Kulkarni & Vishwani Agrawal DVFS 619 Giga Cycles or 50 minutes Higher Battery Lifetime, Lower Circuit Speed

14 Need Longer Battery Lifetime Suppose battery lifetime for the system is to be at least 3 hours. For smallest battery, size N = 1 (400mAh) I Batt = 477mA, Efficiency ≈ 98%, Lifetime = 0.98 x 0.4/0.477 = 0.82 hour For 3 hour lifetime, battery size N = 3/0.82 = 3.65 ≈ 4. We should use a 4 cell (1600mAh) battery. 6/10/201514Manish Kulkarni & Vishwani Agrawal

15 6/10/201515 619 Giga Cycles or 50 minutes 2540 Giga Cycles or 205 min ( > 3 Hrs) Meeting Lifetime Requirement 0.098 0.560 3.860 23.00 88.00 199.0 325.0 446.0 557.0 657.0 (MHz) Manish Kulkarni & Vishwani Agrawal

16 Minimum Energy Operation 6/10/201516 1660 Giga Cycles or 119 hours 6630 Giga Cycles or 476 hours 0.098 0.560 3.860 23.00 88.00 199.0 325.0 446.0 557.0 657.0 (MHz) Manish Kulkarni & Vishwani Agrawal

17 Summary Battery size VDD = 0.6V, 200MHzVDD = 0.3V*, 3.86MHz Effici. % Lifetime Effici. % Lifetime NmAh x10 3 seconds X10 9 cycles x10 3 seconds X10 9 cycles 1400983619100+4301660 41600100+12.72540100+17176630 6/10/201517 > two-times 1.Battery size should match the current need and satisfy the lifetime requirement of the system: a)Undersize battery has poor efficiency. b)Oversize battery is bulky and expensive. 2.Minimum energy mode can significantly increase battery lifetime. 3.Another case of operation with a miniature (undersized) battery is discussed in the paper. * Operation of circuits in sub-threshold voltage range (below 200 mV) have been verified [10][11] Manish Kulkarni & Vishwani Agrawal

18 References 1.M. Pedram and Q. Wu, “Design Considerations for Battery-Powered Electronics,” Proc. 36th Design Automation Conference, June 1999, pp. 861–866. 2.L. Benini, G. Castelli, A. Macii, E. Macii, M. Poncino, and R. Scarsi, “A Discrete-Time Battery Model for High-Level Power Estimation,” Proc. Conference on Design, Automation and Test in Europe, Mar. 2000, pp. 35–41. 3.M. Chen and G. A. Rincón-Mora, “Accurate Electrical Battery Model Capable of Predicting Runtime and I-V Performance,” IEEE Transactions on Energy Conversion, vol. 21, no. 2, pp. 504–511, June 2006. 4. Simulation model: 45nm bulk CMOS, predictive technology model (PTM), http://ptm.asu.edu/http://ptm.asu.edu/ 5. Simulator: Synopsys HSPICE, www.synopsys.com/Tools/Verification/AMSVerification/CircuitSimulation/HSPICE/Documents/hspice ds.pdf www.synopsys.com/Tools/Verification/AMSVerification/CircuitSimulation/HSPICE/Documents/hspice ds.pdf 7.M. Kulkarni and V. D. Agrawal, “Matching Power Source to Electronic System: A tutorial on battery simulation”, VLSI Design and Test Symposium, July 2010 8.M. Kulkarni, “Energy Source Lifetime Optimization for a Digital System through Power Management,” Master’s Thesis, Dec 2010. 9.Joyce Kwong, Yogesh K. Ramadass, Naveen Verma, Anantha P. Chandrakasan, “A 65 nm Sub- Microcontroller With Integrated SRAM and Switched Capacitor DC-DC Converter” IEEE Journal Of Solid- state Circuits, vol. 44, No. 1, January 2009, pp. 115-126 10.S. Hanson, B. Zhai, M. Seok, B. Cline, K. Zhou, M. Singhal, M. Minuth, J. Olson, L. Nazhandali, T. Austin, D. Sylvester, and D. S. Blaauw, “Performance and variability optimization strategies in a sub-200 mV, 3.5 pJ/inst, 11 nW subthreshold processor,” in Symp. VLSI Circuits Dig., Jun. 2007, pp. 152–153. 11.B. Zhai, S. Hanson, D. Blaauw, and D. Sylvester, “A variation-tolerant sub-200mV 6-T subthreshold SRAM,” IEEE Journal of Solid-State Circuits, October 2008, pp. 2338-2348 6/10/201518Manish Kulkarni & Vishwani Agrawal

Download ppt "Energy Source Lifetime Optimization for a Digital System through Power Management Department of Electrical and Computer Engineering Auburn University,"

Similar presentations

EVALUATION OF A CIRCUIT PATH DELAY TUNING TECHNIQUE FOR NANOMETER CMOS Advisor: Dr. Adit D. Singh Committee members: Dr. Vishwani D. Agrawal and Dr. Victor.

EVALUATION OF A CIRCUIT PATH DELAY TUNING TECHNIQUE FOR NANOMETER CMOS Advisor: Dr. Adit D. Singh Committee members: Dr. Vishwani D. Agrawal and Dr. Victor.
Dual-Threshold Voltage Design of Sub-threshold Circuits

Dual-Threshold Voltage Design of Sub-threshold Circuits
Dynamic and Leakage Power Reduction in MTCMOS Circuits Using an Automated Efficient Gate Clustering Technique Mohab Anis, Shawki Areibi *, Mohamed Mahmoud.

Dynamic and Leakage Power Reduction in MTCMOS Circuits Using an Automated Efficient Gate Clustering Technique Mohab Anis, Shawki Areibi *, Mohamed Mahmoud.
October 2nd 2013 1 Karthik’s MS Defense DVF4: A Dual Vth Feedback Type 4-Transistor Level Converter Master’s Defense Karthik Naishathrala Jayaraman Department.

October 2nd Karthik’s MS Defense DVF4: A Dual Vth Feedback Type 4-Transistor Level Converter Master’s Defense Karthik Naishathrala Jayaraman Department.
1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho.

1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho.
Minimum Energy CMOS Design with Dual Subthrehold Supply and Multiple Logic-Level Gates Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University.

Minimum Energy CMOS Design with Dual Subthrehold Supply and Multiple Logic-Level Gates Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University.
5/9/2015 A 32-bit ALU with Sleep Mode for Leakage Power Reduction Manish Kulkarni Department of Electrical and Computer Engineering Auburn University,

5/9/2015 A 32-bit ALU with Sleep Mode for Leakage Power Reduction Manish Kulkarni Department of Electrical and Computer Engineering Auburn University,
Praveen Venkataramani Suraj Sindia Vishwani D. Agrawal FINDING BEST VOLTAGE AND FREQUENCY TO SHORTEN POWER CONSTRAINED TEST TIME 4/29/201331 ST IEEE VLSI.

Praveen Venkataramani Suraj Sindia Vishwani D. Agrawal FINDING BEST VOLTAGE AND FREQUENCY TO SHORTEN POWER CONSTRAINED TEST TIME 4/29/ ST IEEE VLSI.
Fall 06, Sep 19, 21 ELEC5270-001/6270-001 Lecture 6 1 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.

Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.
Dynamic SCAN Clock control In BIST Circuits

Dynamic SCAN Clock control In BIST Circuits
Polynomial-Time Algorithms for Designing Dual-Voltage Energy Efficient Circuits Master’s Thesis Defense Mridula Allani Advisor : Dr. Vishwani D. Agrawal.

Polynomial-Time Algorithms for Designing Dual-Voltage Energy Efficient Circuits Master’s Thesis Defense Mridula Allani Advisor : Dr. Vishwani D. Agrawal.
Energy Source Lifetime Optimization for a Digital System through Power Management Advisor: Dr. Vishwani Agrawal Committee: Dr. Adit Singh and Dr. Victor.

Energy Source Lifetime Optimization for a Digital System through Power Management Advisor: Dr. Vishwani Agrawal Committee: Dr. Adit Singh and Dr. Victor.
Dual Voltage Design for Minimum Energy Using Gate Slack Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University Auburn, AL 36849, USA IEEE ICIT-SSST.

Dual Voltage Design for Minimum Energy Using Gate Slack Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University Auburn, AL 36849, USA IEEE ICIT-SSST.
True Minimum Energy Design Using Dual Below-Threshold Supply Voltages Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University Auburn, AL 36849,

True Minimum Energy Design Using Dual Below-Threshold Supply Voltages Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University Auburn, AL 36849,
Architectural Power Management for Battery Lifetime Optimization in Portable Systems Department of Electrical and Computer Engineering Auburn University,

Architectural Power Management for Battery Lifetime Optimization in Portable Systems Department of Electrical and Computer Engineering Auburn University,
Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.

Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.
May 14, 2009 1ISVLSI 09 Algorithms for Estimating Number of Glitches and Dynamic Power in CMOS Circuits with Delay Variations Jins Davis Alexander Vishwani.

May 14, ISVLSI 09 Algorithms for Estimating Number of Glitches and Dynamic Power in CMOS Circuits with Delay Variations Jins Davis Alexander Vishwani.
Spring 07, Feb 20 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Reducing Power through Multicore Parallelism Vishwani.

Spring 07, Feb 20 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Reducing Power through Multicore Parallelism Vishwani.
A Tutorial on Battery Simulation - Matching Power Source to Electronic System Manish Kulkarni and Vishwani D. Agrawal Auburn University Auburn, AL 36849,

A Tutorial on Battery Simulation - Matching Power Source to Electronic System Manish Kulkarni and Vishwani D. Agrawal Auburn University Auburn, AL 36849,
Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 12 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 12 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power.

Similar presentations

Ads by Google