Presentation is loading. Please wait.

Presentation is loading. Please wait.

Institute of Electronics, National Chiao Tung University VLSI Signal Processing Lab A 242mW, 10mm2 H.264/AVC High Profile Encoder H.264 High Profile Encoder.

Published byJasmine Fleming Modified over 8 years ago

Similar presentations

Presentation on theme: "Institute of Electronics, National Chiao Tung University VLSI Signal Processing Lab A 242mW, 10mm2 H.264/AVC High Profile Encoder H.264 High Profile Encoder."— Presentation transcript:

1 Institute of Electronics, National Chiao Tung University VLSI Signal Processing Lab A 242mW, 10mm2 H.264/AVC High Profile Encoder H.264 High Profile Encoder High Resolution Video (1920x1080) High Definition Camera Digital Video Broadcast in Europe, Japan, ….. Blu-ray HD-DVD …… Motivation Support H.264 high profile Real time encoding 1920x1080 Huge computing power and hardware A low hardware cost H.264 high profile encoder Target

2 Institute of Electronics, National Chiao Tung University VLSI Signal Processing Lab Features of Proposed Design Parallelism enhancement Cross-stage hardware sharing Low complexity modules 46% of area reduction 32.6% of operating frequency reduction for 1280x720 video 53.7 of power reduction for 1280x720 video Key Techniques Achievements 3 Stage Architecture

3 Institute of Electronics, National Chiao Tung University VLSI Signal Processing Lab Implementation Results ProcessUMC 0.13μm 1P8M CMOS 1.2V core, 3.3V I/O PackageCQFP 208-pin Gate Count593K Internal memory22KB Chip Size3.76x3.76mm 2 Core Size3.17x3.17mm 2 Operating Frequency 145MHz@1080p/30fps 62.5MHz@ 720p/30fps Core Power Consumption Baseline Profile: 176.1mW@1080p/30fps/1.2V 84.6mW @720p/30fps/1.2V High Profile: 242. mW@1080p/30fps/1.2V 116.61 mW@ 720p/30fps/1.2V The output bit-stream is decodable

Download ppt "Institute of Electronics, National Chiao Tung University VLSI Signal Processing Lab A 242mW, 10mm2 H.264/AVC High Profile Encoder H.264 High Profile Encoder."

Similar presentations

Design center Vienna Donau-City-Str. 1 A-1220 Vienna Vers. 1.12 SVEN Scalable Video Engine Gerald Krottendorfer.

Design center Vienna Donau-City-Str. 1 A-1220 Vienna Vers SVEN Scalable Video Engine Gerald Krottendorfer.
Houshmand Shirani-mehr 1,2, Tinoosh Mohsenin 3, Bevan Baas 1 1 VCL Computation Lab, ECE Department, UC Davis 2 Intel Corporation, Folsom, CA 3 University.

Houshmand Shirani-mehr 1,2, Tinoosh Mohsenin 3, Bevan Baas 1 1 VCL Computation Lab, ECE Department, UC Davis 2 Intel Corporation, Folsom, CA 3 University.
A Low-Power 9-bit Pipelined CMOS ADC for the front-end electronics of the Silicon Tracking System Yuri Bocharov, Vladimir Butuzov, Dmitry Osipov, Andrey.

A Low-Power 9-bit Pipelined CMOS ADC for the front-end electronics of the Silicon Tracking System Yuri Bocharov, Vladimir Butuzov, Dmitry Osipov, Andrey.
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.

Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
1 A New Successive Approximation Architecture for Low-Power Low-Cost A/D Converter IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL.38, NO.1, JANUARY 2003 Chi-sheng.

1 A New Successive Approximation Architecture for Low-Power Low-Cost A/D Converter IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL.38, NO.1, JANUARY 2003 Chi-sheng.
Hardware Implementation of Transform & Quantization Blocks in H.264/AVC Video Coding Standard By: Hoda Roodaki Instructor: Dr. Fakhraei Custom Implementation.

Hardware Implementation of Transform & Quantization Blocks in H.264/AVC Video Coding Standard By: Hoda Roodaki Instructor: Dr. Fakhraei Custom Implementation.
In God We Trust Class presentation for the course: “Custom Implementation of DSP systems” Presented by: Mohammad Haji Seyed Javadi May 2013 Instructor:

In God We Trust Class presentation for the course: “Custom Implementation of DSP systems” Presented by: Mohammad Haji Seyed Javadi May 2013 Instructor:
Software Architecture of High Efficiency Video Coding for Many-Core Systems with Power- Efficient Workload Balancing Muhammad Usman Karim Khan, Muhammad.

Software Architecture of High Efficiency Video Coding for Many-Core Systems with Power- Efficient Workload Balancing Muhammad Usman Karim Khan, Muhammad.
RADIO FREQUENCY MODULE. Introduction  An RF module is a small electronic circuit used to transmit and receive radio signals.  As the name suggests,

RADIO FREQUENCY MODULE. Introduction  An RF module is a small electronic circuit used to transmit and receive radio signals.  As the name suggests,
Embedded Software Optimization for MP3 Decoder Implemented on RISC Core Yingbiao Yao, Qingdong Yao, Peng Liu, Zhibin Xiao Zhejiang University Information.

Embedded Software Optimization for MP3 Decoder Implemented on RISC Core Yingbiao Yao, Qingdong Yao, Peng Liu, Zhibin Xiao Zhejiang University Information.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Power Distribution FPGADDR2 OEM Board Flash MEMSSDINSD3 Cameras Connector Board 1.2V1.8V5V3.3V 3.3V, 5V, 12V 15V3.3V9-36V.

Power Distribution FPGADDR2 OEM Board Flash MEMSSDINSD3 Cameras Connector Board 1.2V1.8V5V3.3V 3.3V, 5V, 12V 15V3.3V9-36V.
Critical Design Review The Lone Rangers Brad Alcorn Tim Caldwell Mitch Duggan Kai Gelatt Josh Peifer Capstone 2007.

Critical Design Review The Lone Rangers Brad Alcorn Tim Caldwell Mitch Duggan Kai Gelatt Josh Peifer Capstone 2007.
Improving the Efficiency of Memory Partitioning by Address Clustering Alberto MaciiEnrico MaciiMassimo Poncino Proceedings of the Design,Automation and.

Improving the Efficiency of Memory Partitioning by Address Clustering Alberto MaciiEnrico MaciiMassimo Poncino Proceedings of the Design,Automation and.
DSI Division of Integrated Systems Design Proven experience in: Applications: Integrated Systems for Multimedia Processing Goals Our group of engineers.

DSI Division of Integrated Systems Design Proven experience in: Applications: Integrated Systems for Multimedia Processing Goals Our group of engineers.
An Analog Wavelet Transform CMOS Imager Chip

An Analog Wavelet Transform CMOS Imager Chip
Copyright 2001, Agrawal & BushnellDay-1 AM-1 Lecture 11 Testing Analog & Digital Products Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical.

Copyright 2001, Agrawal & BushnellDay-1 AM-1 Lecture 11 Testing Analog & Digital Products Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical.
Low power and cost effective VLSI design for an MP3 audio decoder using an optimized synthesis- subband approach T.-H. Tsai and Y.-C. Yang Department of.

Low power and cost effective VLSI design for an MP3 audio decoder using an optimized synthesis- subband approach T.-H. Tsai and Y.-C. Yang Department of.
Magnetic Lab Hall Probe Measurement System 8/26/2003 Key System Requirements Motion Control: SmartMotor via RS-232 4 axis: x(0-400mm), y(0-400mm), z(0-6000mm),

Magnetic Lab Hall Probe Measurement System 8/26/2003 Key System Requirements Motion Control: SmartMotor via RS axis: x(0-400mm), y(0-400mm), z(0-6000mm),
Sept. 2005 EE24C Digital Electronics Project Design of a Digital Alarm Clock.

Sept EE24C Digital Electronics Project Design of a Digital Alarm Clock.

Similar presentations

Ads by Google