1. Layout of the Power Distribution on Support Tube for Phase I 29. 08. 2012 Lutz Feld, Waclaw Karpinski, Katja Klein, Jan Sammet, Michael Wlochal

2. Pixel Phase-I Powering System 2Waclaw KarpinskiGrindelwald

3. Support Tube 3 two half shells of each side of the pixel detector 8 slots/half shell equipped with power distribution and readout and control electronics up to 26 DCDC converters per slot located in segment A CO 2 cooling pipes pass through slots and are used to cool DCDC converters and optohybrids the middle slot is equipped with BPIX cooling pipes and auxiliary power cables 26 DC-DC Converters 14 x POH DOHs+TPLLs+Delays25 Connector Boards Pixel modul cables Adapter Boards CCUM Waclaw KarpinskiGrindelwald

4. Power distribution in a slot 4 Segment A Segment B Segment C Segment B Bus Board with DCDC Converters Connector Board L4 Extensions Boards Connector Board L3 Connector Board L1&L2 Module Cables Multiservice Cables “Bus-Board” equipped with up to 26 DCDC-converters in segment A segment B equipped with 2 x Extension Boards segment C equipped with 2 x „adapter boards“, 3 x „connector boards“ copper cladded aluminium wires Ø 360 µm across segment D Long distance of 2.2m from flange to detector modules Waclaw KarpinskiGrindelwald

5. 5 Converter Bus Board layer 1 layer 4 layer 2 layer 3 slow control connector (DF20F-30DP-1H) digital converter analogue converter served by cable 1 served by cable 2 cable 2 cable 1 Bus Board distributes power and controls to DCDC converters transmits bias voltages converters organized in 13 pairs (analog and digital) two MSC power the DCDC converters of one slot 60 Rigid part of the cable Waclaw KarpinskiGrindelwald

6. 6 Converter Bus Board power dissipation ~ 35W per slot anodized aluminium cooling bridges screwed around CO2 cooling pipes used to cool the converters the cooling bridges are electrically insulated from the converters 8-layer PCB Cu thickness: 70 µm per layer size: 488mm x 40mm x 1.6mm Waclaw KarpinskiGrindelwald

7. Tests of the Bus-Board Prototype 7 a prototype board for 16-facette version under test, using dummy loads  Temperature checked with infrared camera, looks ok  Voltage drops across board agree reasonably well with calculations Waclaw KarpinskiGrindelwald

8. Accelerated aging studies 8 Cycles with bus board and converter dummies under nominal load 4 cycles per day, -10°C to +40°C (coolant temperature) Test duration: 30 days Waclaw KarpinskiGrindelwald

9. Accelerated aging studies 9  Voltage drop on bus board is as expected  No change in quality of connections after 120 thermal cycles within 30 days Waclaw KarpinskiGrindelwald

10. Segment B 10 Extension Board L1&L2 753mm x 40mm x 05mm Crossover A-B Crossover B-C Extension boards are flexible two-metal-layer kapton pcbs Contain in total 26 power rails+2 Power_Return_Rails+15 HV lines+ 4HV_GND lines Cu thickness = 100 µm Isolation made by two layers of Vacrel-Soldermask Waclaw KarpinskiGrindelwald Extension Board L3&L4 746.5mm x 40mm x 0.5mm

11. Supply Currents and Voltages at the ROCs 11 Expected max. Digital Supply Current [A] Expected max. Analog Supply Current Expected Analog Supply Voltage [V] Expected Digital Supply Voltage [V] Calculations made for converter input voltage =10V, analogue c. output =2.5V, digital c. output = 3.0V, efficiency = 80%, Luminosity = 2x 10 34 Waclaw KarpinskiGrindelwald absolute minimum voltage margin ~160 mV for digital supply and ~ 300 mV for analog supply

12. Calculated max. Voltage Drop on Power Lines 12 Digital Lines Analog Lines [V] Waclaw KarpinskiGrindelwald

13. Control of DCDC Converters 13 each converter has one power good output and one enable input control will be made via the parallel IOs of CCU converters will be controlled by pairs: an analogue and a digital converter feeding power to the same pixel modules one CCU controls 13 converter pairs and 2x mDOH + 2xTPLL + 2 x Delay25 ASICs located in one slot the control-ring will be a flexible kapton pcb equipped with 2 x DOHs, 9 x CCUs and 9 x LVDSMUX 13 location of the CCU-rings in a slot 46 mm Waclaw KarpinskiGrindelwald

14. Grounding 14 The dcdc conveters of one slot are powered from one PS A4603 One A4603 houses two ”Power Supply Units” PSU0 and PSU1, delivering two HV channels with common floating return and two LV channels (analog and digital supply ) also with common floating return each The LV-returns of the two PSU are short circuited on the Bus Board →There is only one LV-Return in a slot One floating auxiliary power channel powers the control components corresponding to one slot The control ring is powered by one floating power channel the electronics installed in a slot should be grounded at one point the grounding points of all slots should be interconnected the grounds of both half shells should be interconnected Waclaw KarpinskiGrindelwald

15. Grounding schema 15 Vdrop 60mV 90mV 60mV100mV Common Ground should be located as close as possible to the detector the voltage difference between CCU_GND and Converter_GND should be <0.2V → two options: Common Ground at the transition between segments B and C or alternatively at the transition between segments A and B The pixels modules must be isolated from the support structure Waclaw KarpinskiGrindelwald 46A

16. HV - Isolation 16 all HV lines (15) are arranged in 4 groups : L1 & L2 (1000V) and L3 &L4 (600V) the isolation distance between groups = 0.5 mm in min. safe up to 600V according to IPC 2221 the clearance between HV-lines in a group = 0.25 mm safe up to 500V according to IPC 2221 clearance between the connectors HV-Pins = 0.63mm → safe up to 150V according to IPC 2221 0.63 Waclaw KarpinskiGrindelwald

17. HV-Isolation 17 600V 0.5mm 1.0mm 1.0mm 1.8mm 1000V 1.5mm 2.2mm 2.2mm 3.0mm Inner layer surface of pcb under a solder mask components leads coated components leads uncoated IPC 2221 defined clearances : Need to define HV-insulation rules with reduced clearances which will still guarantee safe functionality of pixel electronics On Pixel-HDI the clearances amount to 0.6mm in air and 0.37 mm under the solder mask. In the cable connector in PP1/PP0 the clearance amounts to 1.76mm Waclaw KarpinskiGrindelwald

18. Proposal with improved HV - insulation 18 Additional flexible board containing all HV Lines and HV - Returns Connector Board Layer 1 & 2 Connector Board Layer 3 Connector Board Layer 4 Size: ~1330mm x 35mm x 0.3 mm New HV-Board Bus-Board Waclaw KarpinskiGrindelwald

19. integration of power system on support tube is in progress prototype of Bus-Board has been build and tested  measured voltage drops across board agree reasonably well with calculations  accelerated aging study show no changes in quality of connections after 120 thermal cycles within 30 days calculated voltage drops on power rails can be tolerated –expected safety margin ~160 mV for digital and 300 mV for analog supply at the ROCs New design with improved HV – Isolation performance is proposed There is a need to define HV-isolation rules with reduced clearances which will guarantee safe operation of the electronics in Pixel-Detector environment Summary Waclaw KarpinskiGrindelwald19

20. 20 Buck-Up Slides Waclaw KarpinskiGrindelwald

21. 21 DCDC-Converter (present version) PCB: 2 copper layers a 35µm 0.3mm thick Large ground area on backside for cooling Toroidal Inductor: L = 450nH R DC = 40m  Shield/heat sink copper-plated plastic cap soldered to pcb AC_PIX_V8 A 2.8cm x 1.6cm; ~ 2.0g Pi-filters at in- and output ASIC : AMIS4 by CERN I out < 3A V in < 10V V out configurable; (here: 2.4V & 3.0V) f s configurable, e.g. 1.5MHz Waclaw KarpinskiGrindelwald

22. AMIS4 ASIC 22 Features: Bandgap and 4 linear regulators integrated Dead time handling with adaptive logic Triplication and logic against SEU Improved power transistor design wrt TID Over-current protection Over-temperature protection Input under-voltage protection State machine for soft start-up procedure, handling of protection Power Good output Enable input Waclaw KarpinskiGrindelwald

23. HV Lines 23Waclaw KarpinskiGrindelwald

24. 24 Power distribution crossover B-C Print A (Layer 1 & 2) Print B (Layer 3) Print C (Layer 4) Power Bus Layer 1 & 2 Power Bus Layer 3 & 4 mDOH & PLL & Delay25 Waclaw KarpinskiGrindelwald

25. 25 Calculated Voltage Drop on Power Lines for Layer 1 & 4 Calculations are made for converter input voltage =10V, analogue c. output =2.5V, digital c. output = 3.0V, efficiency = 80% at the ROC input nominal analogue voltage = 1.6V and nominal digital voltage = 2.2V Luminosity = 2 x 10 34 Pos.ConverterNet Name Converter Output Current Voltage Drop Sector A 8 Layers (70 µm Cu ) Voltage Drop Sector B 2 Layers (100 µm Cu ) Voltage Drop Sector C 4 Layers (35 µm Cu ) Voltage Drop Sector D AL-Draht Ø 350 µm Voltage Drop Total in Sectors A-D Voltage at the ROC [A][V] 0L1C1D0D0C11.320.0340.1670.0550.3280.5842.416 1L1C1D1D1C11.320.0410.1670.0550.3280.5912.409 2L1C1D2D2C11.320.0480.1670.0550.3280.5972.403 3L4C1D3D3C12.4610.0670.2080.1320.1750.5812.419 4L4C1D4D4C12.4610.0730.2090.1320.1750.5892.411 5L4C1D5D5C12.4610.0830.2090.1320.1750.5982.402 6L4C1D6D6C12.4610.0870.2090.1320.1750.6032.397 0L1C1A0A0C10.480.0240.1700.0410.2810.5161.984 1L1C1A1A1C10.480.0300.1700.0410.2810.5221.978 2L1C1A2A2C10.480.0360.1690.0410.2810.5271.973 3L4C1A3A3C11.920.0630.1700.0930.2200.5461.954 4L4C1A4A4C11.920.0700.1700.0930.2200.5531.947 5L4C1A5A5C11.920.0730.1700.0930.2200.5561.944 6L4C1A6A6C11.920.0760.1700.0930.2200.5591.941 Waclaw KarpinskiGrindelwald

26. 26 Calculated Voltage Drop on Power Lines for Layer 2 & 3 Calculations are made for converter input voltage =10V, analogue c. output =2.5V, digital c. output = 3.0V, efficiency = 80% at the ROC input nominal analogue voltage = 1.6V and nominal digital voltage = 2.2V Luminosity = 2 x 10 34 Pos.ConverterNet Name Converter Output Current Voltage Drop Sector A 8 Layers (70 µm Cu ) Voltage Drop Sector B 2 Layers (100 µm Cu ) Voltage Drop Sector C 4 Layers (35 µm Cu ) Voltage Drop Sector D AL-Draht Ø 350 µm Voltage Drop Total in Sectors A-D Voltage at the ROC [A][V] 7L2C2D7D1C22.2440.0880.1660.0950.2040.5532.447 8L2C2D8D2C21.4960.0780.1480.0770.2040.5072.493 9L2C2D9D3C22.2440.0960.1660.0950.2040.5622.438 10L3C2D10D4C22.5750.1130.2150.1180.1810.6272.373 11L3C2D11D5C22.5750.1180.2150.1180.1810.6322.368 12L3C2D12D6C22.5750.1220.2150.1180.1810.6362.364 7L2C2A7A1C21.440.0730.1820.0900.2310.5761.924 8L2C2A8A2C20.960.0680.2060.0730.2310.5781.922 9L2C2A9A3C21.440.0830.1810.0900.2310.5851.915 10L3C2A10A4C21.920.0980.1830.0870.2220.5901.910 11L3C2A11A5C21.920.1020.1830.0870.2220.5941.906 12L3C2A12A6C21.920.1050.1830.0870.2220.5961.904 Waclaw KarpinskiGrindelwald

27. 27Waclaw KarpinskiGrindelwald

28. 28Waclaw KarpinskiGrindelwald