1. \course\eleg652-03F\Topic1a- 03F.ppt1 Vector and SIMD Computers Vector computers SIMD

2. \course\eleg652-03F\Topic1a- 03F.ppt2 A processor that is capable of adding two vectors by streaming the two sectors through a pipelined adder Pipelined Adder Multiport Memory System Stream A Stream B Stream C = A + B

3. \course\eleg652-03F\Topic1a- 03F.ppt3 Key of Performance Keeping up the bandwidth of C : = A + B Problem: RAM can only support 1 word/cycle 3 mem reference per cycle for oprands/result

4. \course\eleg652-03F\Topic1a- 03F.ppt4 MEMORY intermediate “buffer” memory Arithmatic pipeline Multiple use per data is favorable for bandwidth Must avoid bottleneck here!

5. \course\eleg652-03F\Topic1a- 03F.ppt5 The Architecture of a Vector Computer Scalar Functional Pipelines Scalar Control Unit Main Memory (Program and Data) Vector Control Unit Vector Registers Vector Func. Pipe. Vector Instructions Vector Data Control Scalar Processor Scalar Instructions Instruction Scalar Data Mass Storage Host Computer I/O (User) Vector Processor

6. \course\eleg652-03F\Topic1a- 03F.ppt6 SIMD Architectures

7. \course\eleg652-03F\Topic1a- 03F.ppt7 ILLIAC IV Univ. of Illinois + BSP Objective: 10 9 op/sec. 256 PE + 4CU Achieved: - 64 PE + 1CU - 200 x 10 6 op/sec Applications - weather forecasting - nuclear engineering

8. \course\eleg652-03F\Topic1a- 03F.ppt8 Function of CU - store user program - decode all instructions and determine where they are to be executed - execute scalar instructions - broadcast vector instructions Function of PE : perform the same function - lock-step - masking scheme - data routing Function of interconnection network - comm. between PEs (data exchanges) data bus broadcasted from CU {

9. \course\eleg652-03F\Topic1a- 03F.ppt9 PE 0 PEM 0 Data & Instructions PE 1 PEM 1 PE n-1 PEM n-1 Interconnection network Data bus Control bus Cont Configuration I (Illiac IV)... CU memory CU

10. \course\eleg652-03F\Topic1a- 03F.ppt10 I/O Data bus Configuration II (BSP)... CU memory CU Alignment network PE 0 PE 1 PE n-1 M1M1 M p-1 M0M0... Cont

11. \course\eleg652-03F\Topic1a- 03F.ppt11 81211109 16201918 17 24282726 25 3236353433 4044434241 5660595857 4852515049 0432163 7 15 23 31 39 47 55 5657585960 151314 232122 312930 393738 474546 636162 555354 756 8 16243240485664 616263 0 1 2 3 4 5 6 7 PE routing connections

12. \course\eleg652-03F\Topic1a- 03F.ppt12 0 1 23 4 5 67855 56 9 57 63 (a) Electrical connectivity Layout for ILLIAC-IV

13. \course\eleg652-03F\Topic1a- 03F.ppt13 0 7 1 6 2 5 4 8 15 9 14 10 56 63 5762 58 61 3 59 60 16 23 1722 Shifts of 20 Shifts of 21 (b) The physical layout

14. \course\eleg652-03F\Topic1a- 03F.ppt14 Input Alignment Network Output Alignment Network MMMM... PPPP 17 Inputs 16 Outputs 16 Inputs 17 Outputs 16 Processors17 Memories The data flow and processor/memory structure of the Burroughs Scientific Processor (BSP)

15. \course\eleg652-03F\Topic1a- 03F.ppt15 Mesh connected - multi-dimensional(cont’d) ICL DAP ICL 2980 Host 2D - nearest neighbor connection 64 x 64 (4096 PEs) (16PE/ board) AMTVLSI DAP 500 DAP 510: 32 x 32 array 64 PE /chip logic in memory

16. \course\eleg652-03F\Topic1a- 03F.ppt16 The AMT DAP 500 ARRAY MEMORY 32 32K BITS FAST DATA CHANNEL PROCESSOR ELEMENTS O A C D ACCUMULATOR ACTIVITY CONTROL CARRY DATA HOST CONNECTION UNIT MASTER CONTROL UNIT USER INTERFACE CODE MEMORY

17. \course\eleg652-03F\Topic1a- 03F.ppt17 (a) Multivector track Illiac IV (Barnes et al, 1968) Goodyear MPP (Batcher, 1980) BSP (Kuck and Stokes, 1982) DAP 610 (AMT, Inc. 1987) CM2 (TMC, 1990) MasPar MP1 (Nickolls, 1990) IBM GF/11 (Beetem et al, 1985) CDC 7600 (CDC, 1970) CDC Cyber 205 (Levine, 1982) Cray 1 (Russell, 1978) ETA 10 (ETA, Inc. 1989) Cray Y-MP (Cray Research, 1989) Cray/MPP (Cray Research, 1993) Fujitsu, NEC, Hitachi Models (b) SIMD track