Presentation is loading. Please wait.

Presentation is loading. Please wait.

Sep. 30, 2003Agrawal: ITC'031 Fault Collapsing Via Functional Dominance Vishwani D. Agrawal Rutgers University, ECE Dept., Piscataway, NJ 08854, USA

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "Sep. 30, 2003Agrawal: ITC'031 Fault Collapsing Via Functional Dominance Vishwani D. Agrawal Rutgers University, ECE Dept., Piscataway, NJ 08854, USA"— Presentation transcript:

1 Sep. 30, 2003Agrawal: ITC'031 Fault Collapsing Via Functional Dominance Vishwani D. Agrawal Rutgers University, ECE Dept., Piscataway, NJ 08854, USA vishwani02@yahoo.com http://cm.bell-labs.com/cm/cs/who/va A. V. S. S. Prasad and Madhusudan V. Atre Agere Systems, Bangalore 560066, India avssp@agere.comavssp@agere.com mvatre@agere.commvatre@agere.com International Test Conference – ITC’03 Charlotte, NC, Sep. 30 -- Oct. 2, 2003

2 Sep. 30, 2003Agrawal: ITC'032 Talk Outline Problem statement Introduction to fault collapsing Functional dominance Hierarchical fault collapsing –An example with functional dominance Larger examples –Fault collapsing –ATPG Conclusion

3 Sep. 30, 2003Agrawal: ITC'033 Problem Statement Reduce the collapsed fault set below 40-60% level – to about 25%. Outline of method: –Use hierarchical fault collapsing (ITC’02) –Use functional dominance

4 Sep. 30, 2003Agrawal: ITC'034 Role of Fault Collapsing DUT Generate fault list Collapse fault list Generate test vectors Fault Model Required fault coverage

5 Sep. 30, 2003Agrawal: ITC'035 Definitions Given –T1 is set of all tests for fault F1 –T2 is set of all tests for fault F2 F1 dominates F2 F1 and F2 are equivalent T1 T2 T1=T2

6 Sep. 30, 2003Agrawal: ITC'036 Structural Equ. and Dom. Structural Equivalence Structural Dominance a b c a 0 a 1 b0b1b0b1 c 0 c 1 a b c a 0 a 1 b0b1b0b1 c 0 c 1

7 Sep. 30, 2003Agrawal: ITC'037 ISCAS’85 Circuits Circuit name Total faults Collapsed faults (collapse ratio) Equivalence*Dominance** C173422 (0.65)16 (0.47) C432864524 (0.61)449 (0.52) C499998758 (0.76)706 (0.71) C135527101574 (0.58)1210 (0.45) C190838161879 (0.49)1566 (0.41) C267052762747 (0.52)2318 (0.44) C354070803428 (0.48)2794 (0.39) C5315106305350 (0.50)4500 (0.42) C6288125767744 (0.62)5824 (0.46) C7552150127550 (0.50)6134 (0.41) * Fastest, Gentest, Hitec, TetraMax **Fastest

8 Sep. 30, 2003Agrawal: ITC'038 Functional Dominance f1f1 f0f0 f2f2 Always 0 f 1 f 2 f 0 + f 1 f 2 f 0 = 0 T1 T2

9 Sep. 30, 2003Agrawal: ITC'039 Hierarchical Collapsing a e c a 0 a 1 b0 b1b0 b1 c0 c1c0 c1 d f d 0 d 1 f0 f1f0 f1 e0e1e0e1 b Total faults = 12 Structural Equivalence collapsed faults = 8 Structural Dominance collapsed faults = 6 Three tests, {00,01,10}, cover all faults

10 Sep. 30, 2003Agrawal: ITC'0310 AND Gate a b c a 0 a 1 b 0 b 1 c 0 c 1 a0a0 b0b0 c0c0 a1a1 b1b1 c1c1 a0a1b0b1c0c1a0a1b0b1c0c1 a0111a0111 a11a11 b0111b0111 b11b11 c0111c0111 c1111c1111 Dominance graph Dominance matrix

11 Sep. 30, 2003Agrawal: ITC'0311 OR Gate c0c0 d0d0 f0f0 c1c1 d1d1 f1f1 c0c1d0d1f0f1c0c1d0d1f0f1 c01c01 c1111c1111 d01d01 d1111d1111 f0111f0111 f1111f1111 Dominance graph Dominance matrix c d f c 0 c 1 d 0 d 1 f 0 f 1

12 Sep. 30, 2003Agrawal: ITC'0312 Fanout a e c a 0 a 1 b0 b1b0 b1 c 0 c 1 d f d0 d1d0 d1 f 0 f 1 e0e1e0e1 b b0b0 d0d0 e0e0 b1b1 d1d1 e1e1 e0e1b0b1d0d1e0e1b0b1d0d1 e01e01 e11e11 b01b01 b11b11 d01d01 d11d11 Dominance graph Dominance matrix

13 Sep. 30, 2003Agrawal: ITC'0313 Functional Dominances e0e1b0b1c0c1d0d1f0f1e0e1b0b1c0c1d0d1f0f1 e011e011 e11111e11111 f111f111 f01f01 d111d111 f i f k f + f i f k f = 0 a 0 a 1 b 0 b 1 c 0 c 1 d 0 d 1 f 0 f 1 e 0 e 1 c11c11

14 Sep. 30, 2003Agrawal: ITC'0314 Dominance matrix of Circuit a0a1b0b1c0c1a0a1b0b1c0c1 a0111a0111 a11a11 b0111b0111 b11b11 c0111c0111 c1111c1111 d0d1f0f1d0d1f0f1 111111 d01d01 d111111d111111 f01111f01111 f111111f111111 e0e1e0e1 e0111e0111 e111111e111111 Entries in purple obtained from functional dominance expression.

15 Sep. 30, 2003Agrawal: ITC'0315 Transitive Closure of Dominance matrix a0a1b0b1c0c1a0a1b0b1c0c1 a0111a0111 a11a11 b0111b0111 b11b11 c0111c0111 c1111c1111 d0d1f0f1d0d1f0f1 111111 d01d01 d1111111d1111111 f0111111f0111111 f1111111f1111111 e0e1e0e1 e0111111e0111111 e1111111e1111111 Entries in orange are added in transitive closure.

16 Sep. 30, 2003Agrawal: ITC'0316 Dominance Fault Collapsing a0a1b0b1c0c1a0a1b0b1c0c1 a0111a0111 a11a11 b0111b0111 b11b11 c0111c0111 c1111c1111 d0d1f0f1d0d1f0f1 111111 d01d01 d1111111d1111111 f0111111f0111111 f1111111f1111111 e0e1e0e1 e0111111e0111111 e1111111e1111111

17 Sep. 30, 2003Agrawal: ITC'0317 Dominance Collapsed Set a e c a 0 a 1 b0 b1b0 b1 c0 c1c0 c1 d f d0 d1d0 d1 f0 f1f0 f1 e0e1e0e1 b Total faults = 12 Structural Equivalence collapsed faults = 8 Structural Dominance collapsed faults = 6 Functional dominance collapsed faults = 4 Two tests, {01,10}, cover all faults

18 Sep. 30, 2003Agrawal: ITC'0318 8-bit Ripple Carry Adder (RCA)

19 Sep. 30, 2003Agrawal: ITC'0319 XOR Cell a b c d e f g h i j k m c 0 c 1 d0d1d0d1 Functional Dom. examples: d 0 j 0, k 1 g 0

20 Sep. 30, 2003Agrawal: ITC'0320 Collapsed Dominance Matrix of XOR Cell a0a1b0b1c0c1d0d1m0m1a0a1b0b1c0c1d0d1m0m1 a0111a0111 a1111a1111 b0111b0111 b1111b1111 c01c01 c11c11 d01d01 d11d11 m0111m0111 m1111m1111 24x24 matrix is reduced to a 10x10 matrix. Inputs Output Collapsed faults

21 Sep. 30, 2003Agrawal: ITC'0321 Fault Collapsing Using Functional Dominance Circuit name All faults Number of collapsed faults Structural equivalence Functional dominance xor cell2416 (0.67)4 (0.17) Full-adder6038 (0.63)14 (0.23) 8-bit adder466290 (0.62)112 (0.24) C499exp*27101574 (0.58)586 (0.22) * C499exp implements C1355 with XOR cells.

22 Sep. 30, 2003Agrawal: ITC'0322 ATPG for 8-Bit Adder Fill mode 100% coverage ATPG* vectors 290-fault struc. equ. set 112-fault func. dom. set Don’t care6549 0s3531 1s3227 Random1613 * Gentest

23 Sep. 30, 2003Agrawal: ITC'0323 Conclusion Functional dominances can be found for small cells and then applied via hierarchical collapsing to large circuits. With functional dominances, the number of faults for ATPG reduces to about 25%; usually gives smaller test set. Caution: fault coverage may not be correct when the collapsed fault set contains redundant faults; coverage may be evaluated for equivalence collapsed set. Reference: Prasad et al., Proc. ITC’02, pp. 391-397.

Download ppt "Sep. 30, 2003Agrawal: ITC'031 Fault Collapsing Via Functional Dominance Vishwani D. Agrawal Rutgers University, ECE Dept., Piscataway, NJ 08854, USA"

Similar presentations

Weighted Random and Transition Density Patterns for Scan-BIST Farhana Rashid* Vishwani D. Agrawal Auburn University ECE Department, Auburn, Alabama 36849.

Weighted Random and Transition Density Patterns for Scan-BIST Farhana Rashid* Vishwani D. Agrawal Auburn University ECE Department, Auburn, Alabama
An Algorithm for Diagnostic Fault Simulation Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama 36849 USA 13/29/2010IEEE LATW 10.

An Algorithm for Diagnostic Fault Simulation Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA 13/29/2010IEEE LATW 10.
10/28/2009VLSI Design & Test Seminar1 Diagnostic Tests and Full- Response Fault Dictionary Vishwani D. Agrawal ECE Dept., Auburn University Auburn, AL.

10/28/2009VLSI Design & Test Seminar1 Diagnostic Tests and Full- Response Fault Dictionary Vishwani D. Agrawal ECE Dept., Auburn University Auburn, AL.
9-Oct-2002Prasad et al., ITC'021 A New Algorithm for Global Fault Collapsing into Equivalence and Dominance Sets A. V. S. S. Prasad Agere Systems, Bangalore.

9-Oct-2002Prasad et al., ITC'021 A New Algorithm for Global Fault Collapsing into Equivalence and Dominance Sets A. V. S. S. Prasad Agere Systems, Bangalore.
1 Analyzing Reconvergent Fanouts in Gate Delay Fault Simulation Dept. of ECE, Auburn University Auburn, AL 36849 Hillary Grimes & Vishwani D. Agrawal.

1 Analyzing Reconvergent Fanouts in Gate Delay Fault Simulation Dept. of ECE, Auburn University Auburn, AL Hillary Grimes & Vishwani D. Agrawal.
Nov. 21, 2006ATS'06 1 Spectral RTL Test Generation for Gate-Level Stuck-at Faults Nitin Yogi and Vishwani D. Agrawal Auburn University, Department of ECE,

Nov. 21, 2006ATS'06 1 Spectral RTL Test Generation for Gate-Level Stuck-at Faults Nitin Yogi and Vishwani D. Agrawal Auburn University, Department of ECE,
Partial Implications, etc.

Partial Implications, etc.
3/30/05Agrawal: Implication Graphs1 Implication Graphs and Logic Testing Vishwani D. Agrawal James J. Danaher Professor Dept. of ECE, Auburn University.

3/30/05Agrawal: Implication Graphs1 Implication Graphs and Logic Testing Vishwani D. Agrawal James J. Danaher Professor Dept. of ECE, Auburn University.
Minimum Dynamic Power CMOS Circuit Design by a Reduced Constraint Set Linear Program Tezaswi Raja Vishwani Agrawal Michael L. Bushnell Rutgers University,

Minimum Dynamic Power CMOS Circuit Design by a Reduced Constraint Set Linear Program Tezaswi Raja Vishwani Agrawal Michael L. Bushnell Rutgers University,
Jan. 29, 2002Gaur, et al.: DELTA'021 A New Transitive Closure Algorithm with Application to Redundancy Identification Vivek Gaur Avant! Corp., Fremont,

Jan. 29, 2002Gaur, et al.: DELTA'021 A New Transitive Closure Algorithm with Application to Redundancy Identification Vivek Gaur Avant! Corp., Fremont,
Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama 36849 5/13/2010 NATW 10 1 A Diagnostic Test Generation System.

Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama /13/2010 NATW 10 1 A Diagnostic Test Generation System.
A Diagnostic Test Generation System Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama 36849 USA Nov. 3rdITC 20101.

A Diagnostic Test Generation System Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA Nov. 3rdITC
May 11, 2006High-Level Spectral ATPG1 High-Level Test Generation for Gate-level Fault Coverage Nitin Yogi and Vishwani D. Agrawal Auburn University Department.

May 11, 2006High-Level Spectral ATPG1 High-Level Test Generation for Gate-level Fault Coverage Nitin Yogi and Vishwani D. Agrawal Auburn University Department.
Aug 23, ‘021Low-Power Design Minimum Dynamic Power Design of CMOS Circuits by Linear Program Using Reduced Constraint Set Vishwani D. Agrawal Agere Systems,

Aug 23, ‘021Low-Power Design Minimum Dynamic Power Design of CMOS Circuits by Linear Program Using Reduced Constraint Set Vishwani D. Agrawal Agere Systems,
6/11/2015A Fault-Independent etc…1 A Fault-Independent Transitive Closure Algorithm for Redundancy Identification Vishal J. Mehta Kunal K. Dave Vishwani.

6/11/2015A Fault-Independent etc…1 A Fault-Independent Transitive Closure Algorithm for Redundancy Identification Vishal J. Mehta Kunal K. Dave Vishwani.
Nov 29th 2006MS Thesis Defense1 Minimizing N-Detect Tests for Combinational Circuits Master’s Defense Kalyana R. Kantipudi Thesis Advisor: Dr. Vishwani.

Nov 29th 2006MS Thesis Defense1 Minimizing N-Detect Tests for Combinational Circuits Master’s Defense Kalyana R. Kantipudi Thesis Advisor: Dr. Vishwani.
Aug 31, '02VDAT'02: Low-Power Design1 Minimum Dynamic Power Design of CMOS Circuits by Linear Program Using Reduced Constraint Set Tezaswi Raja, Rutgers.

Aug 31, '02VDAT'02: Low-Power Design1 Minimum Dynamic Power Design of CMOS Circuits by Linear Program Using Reduced Constraint Set Tezaswi Raja, Rutgers.
Dominance Fault Collapsing - Alok Doshi ELEC 7250 Spring 2004.

Dominance Fault Collapsing - Alok Doshi ELEC 7250 Spring 2004.
Dec. 19, 2005ATS05: Agrawal and Doshi1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,

Dec. 19, 2005ATS05: Agrawal and Doshi1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849, USA Vishwani D. Agrawal Alok S. Doshi.

Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849, USA Vishwani D. Agrawal Alok S. Doshi.

Similar presentations

Ads by Google