Presentation is loading. Please wait.

Presentation is loading. Please wait.

Ambrish Varma 1 Power/Ground Pin Parasitic for SSN Simulations - A Literature Review- Ambrish Varma August 2005.

Published byFrederica Malone Modified over 9 years ago

Similar presentations

Presentation on theme: "Ambrish Varma 1 Power/Ground Pin Parasitic for SSN Simulations - A Literature Review- Ambrish Varma August 2005."— Presentation transcript:

1 Ambrish Varma 1 Power/Ground Pin Parasitic for SSN Simulations - A Literature Review- Ambrish Varma akvarma@ncsu.edu August 2005

2 Ambrish Varma 2 Simultaneous Switching Ground Noise Calculation for Packaged CMOS Devices R. Senthinathan and J. L. Prince 1724 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 26, NO. 11, NOVEMBER 1991 http://ieeexplore.ieee.org/iel1/4/3123/00098995.pdf?arnumber=98995

3 Ambrish Varma 3 Electrical Packaging Requirements for Low-Voltage ICs-3.3 V High-Performance CMOS Devices as a Case Study Ramesh Senthinathan, Arun Mehra, Mali Mahalingam, Yutaka Doi, and Hector Astrain IEEE TRANSACTIONS ON COMPONENTS, PACKAGING, AND MANUFACTURING TECHNOLOGY-PART B, VOL. 17, NO. 4, NOVEMBER 1994 http://ieeexplore.ieee.org/iel4/96/7951/00338714.pdf?arnumber=338714

4 Ambrish Varma 4 Accurate Simultaneous Switching Noise Estimation Including Velocity- Saturation Effects Srinivasa R. Vemuru, IEEE TRANSACTIONS ON COMPONENTS, PACKAGING, AND MANUFACTURING TECHNOLOGY-PART B, VOL. 19, NO. 2, MAY 1996 http://ieeexplore.ieee.org/iel4/96/10657/00496038.pdf?arnumber=496038

5 Ambrish Varma 5 Estimation of Ground Bounce Effects on CMOS Circuits Adnan Kabbani and Asim J. Al-Khalili IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGY, VOL. 22, NO. 2, JUNE 1999 http://ieeexplore.ieee.org/iel5/6144/16812/00774752.pdf?tp=&arnumber=774752&isnumber=16812

6 Ambrish Varma 6 Simultaneous Switching Noise (SSN) Modeling Bernhard Unger 1/31/00 EIA IBIS Summit http://www.industry.siemens.de/itps/eda/download/ibis_summit200.pdf

7 Ambrish Varma 7 Analysis and Optimization of Ground Bounce in Digital CMOS Circuits Payam Heydari and Massoud Pedram IEEE International Conference on Computer Design (ICCD), Austin, Texas, Sept. 2000. http://newport.eecs.uci.edu/~payam/ICCD2000.pdf

8 Ambrish Varma 8 Estimation of On-Chip Simultaneous Switching Noise in VDSM CMOS Circuits Kevin T. Tang and Eby G. Friedman Proceedings of the International Conference on Modeling and Simulation of Microsystems, 2000 http://www.nsti.org/publ/MSM2000/T31.03.pdf

9 Ambrish Varma 9 Noise Generation and Coupling Mechanisms in Deep-Submicron ICs Xavier Aragonès, Jose Luis González, Francesc Moll, and Antonio Rubio Universitat Politècnica de Catalunya IEEE Design & Test of Computers. September–October 2002 http://ieeexplore.ieee.org/iel5/54/22200/01033789.pdf?arnumber=1033789

10 Ambrish Varma 10 Simultaneous Switching Noise in On-Chip CMOS Power Distribution Networks Kevin T. Tang and Eby G. Friedman, Fellow, IEEE IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 10, NO. 4, AUGUST 2002 http://ieeexplore.ieee.org/iel5/92/26443/01177355.pdf?tp=&arnumber=1177355&isnumber=26443

11 Ambrish Varma 11 Analyzing Internal-Switching Induced Simultaneous Switching Noise Li Yang, J. S. Yuan Proceedings of the Fourth International Symposium on Quality Electronic Design (ISQED’03) http://ieeexplore.ieee.org/iel5/8500/26872/01194768.pdf?tp=&arnumber=1194768&isnumber=26872

Download ppt "Ambrish Varma 1 Power/Ground Pin Parasitic for SSN Simulations - A Literature Review- Ambrish Varma August 2005."

Similar presentations

EVALUATION OF A CIRCUIT PATH DELAY TUNING TECHNIQUE FOR NANOMETER CMOS Advisor: Dr. Adit D. Singh Committee members: Dr. Vishwani D. Agrawal and Dr. Victor.

EVALUATION OF A CIRCUIT PATH DELAY TUNING TECHNIQUE FOR NANOMETER CMOS Advisor: Dr. Adit D. Singh Committee members: Dr. Vishwani D. Agrawal and Dr. Victor.
Mixed Signal Chip Design Lab CMOS Analog Addition/Subtraction Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania.

Mixed Signal Chip Design Lab CMOS Analog Addition/Subtraction Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania.
Single Event Upsets in Digital VLSI Circuits EYES Summer Internship Program 2007 University of New Mexico Vinay Jain Dr. Payman Zarkesh-Ha Final Year Undergraduate.

Single Event Upsets in Digital VLSI Circuits EYES Summer Internship Program 2007 University of New Mexico Vinay Jain Dr. Payman Zarkesh-Ha Final Year Undergraduate.
Minimum Energy CMOS Design with Dual Subthrehold Supply and Multiple Logic-Level Gates Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University.

Minimum Energy CMOS Design with Dual Subthrehold Supply and Multiple Logic-Level Gates Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University.
WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 60s: Power Engineering 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 60s Power Engineering Department of.

WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 60s: Power Engineering 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 60s Power Engineering Department of.
Design for Manufacturability and Power Estimation Lecture 25 Alessandra Nardi Thanks to Prof. Jan Rabaey and Prof. K. Keutzer.

Design for Manufacturability and Power Estimation Lecture 25 Alessandra Nardi Thanks to Prof. Jan Rabaey and Prof. K. Keutzer.
Energy Source Lifetime Optimization for a Digital System through Power Management Department of Electrical and Computer Engineering Auburn University,

Energy Source Lifetime Optimization for a Digital System through Power Management Department of Electrical and Computer Engineering Auburn University,
Hardware/Software System Design and Validation Dr. Xiaoyu Song Networked Sensors Architecture Platform based on Component-based.

Hardware/Software System Design and Validation Dr. Xiaoyu Song Networked Sensors Architecture Platform based on Component-based.
Analog Filter Design Dr. Rolf Schaumann A section of picture #4. The central part of this photo (between the middle two white bonding pads) contains the.

Analog Filter Design Dr. Rolf Schaumann A section of picture #4. The central part of this photo (between the middle two white bonding pads) contains the.
Digital Circuit Simulations Deborah Barnett, Tidehaven High School Tidehaven ISD Dr. Peng Li, Assistant Professor (faculty mentor) Department of Electrical.

Digital Circuit Simulations Deborah Barnett, Tidehaven High School Tidehaven ISD Dr. Peng Li, Assistant Professor (faculty mentor) Department of Electrical.
Assignment II Integrated Circuits Design Ping-Hsiu Lee Reagan High School, Houston I. S. D. Deborah Barnett Tidehaven High School, Tidehaven I. S. D. Faculty.

Assignment II Integrated Circuits Design Ping-Hsiu Lee Reagan High School, Houston I. S. D. Deborah Barnett Tidehaven High School, Tidehaven I. S. D. Faculty.
Design Automation for VLSI, MS-SOCs & Nanotechnologies Dr. Malgorzata Chrzanowska-Jeske Mixed-Signal System-on-Chip (supported.

Design Automation for VLSI, MS-SOCs & Nanotechnologies Dr. Malgorzata Chrzanowska-Jeske Mixed-Signal System-on-Chip (supported.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 22: Material Review Prof. Sherief Reda Division of Engineering, Brown University.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 22: Material Review Prof. Sherief Reda Division of Engineering, Brown University.
Network-on-Chip Links and Implementation Issues System-on-Chip Group, CSE-IMM, DTU.

Network-on-Chip Links and Implementation Issues System-on-Chip Group, CSE-IMM, DTU.
A Low-Power 4-b 2.5 Gsample/s Pipelined Flash Analog-to-Digital Converter Using Differential Comparator and DCVSPG Encoder Shailesh Radhakrishnan, Mingzhen.

A Low-Power 4-b 2.5 Gsample/s Pipelined Flash Analog-to-Digital Converter Using Differential Comparator and DCVSPG Encoder Shailesh Radhakrishnan, Mingzhen.
VLSI Tarik Booker. VLSI? VLSI – Very Large Scale Integration Refers to the many fields of electrical and computer engineering that deal with the analysis.

VLSI Tarik Booker. VLSI? VLSI – Very Large Scale Integration Refers to the many fields of electrical and computer engineering that deal with the analysis.
VLSI System Design 204574 Pradondet Nilagupta Department of Computer Engineering Kasetsart University.

VLSI System Design Pradondet Nilagupta Department of Computer Engineering Kasetsart University.
Digital Circuits to Compensate for Energy Harvester Supply Variation Hao-Yen Tang David Burnett.

Digital Circuits to Compensate for Energy Harvester Supply Variation Hao-Yen Tang David Burnett.
SIMULTECH’15, Colmar, France July 21, 2015 Plenary Panel (organized by Prof. Mohammad Obaidat): “Advances in Modeling and Simulation of Computer Networks.

SIMULTECH’15, Colmar, France July 21, 2015 Plenary Panel (organized by Prof. Mohammad Obaidat): “Advances in Modeling and Simulation of Computer Networks.
Dynamic and Pass-Transistor Logic

Dynamic and Pass-Transistor Logic

Similar presentations

Ads by Google