1. H a r d w a r e M o d e l i n g O v e r v i e w
V H D L
H a r d w a r e M o d e l i n g O v e r v i e w
Page 1

2. Objective Introduction to VHDL Topics include What is VHDL ?
Hardware Modeling
Synthesis
Tools and Platforms
Levels of Abstraction
Page 2

3. What is VHDL ?
An acronym within an acronym, VHDL stands for VHSIC Hardware Description Language.
Meanwhile VHSIC stands for Very High Speed Integrated Circuit.
With that, we begin to understand both the origin and the intent of the language.
Page 3

4. Formalization of VHDL
The IEEE formally adopted the language as a standard, ratifying it in 1987, IEEE Like any IEEE standard there is a minimum five year period for modifications to the original.
This actually occurred in and “VHDL-93” is now the official version of the language, however most tools provide support for older modules (VHDL-87) and some are simply still catching up.
Page 4

5. Understanding the Intent ?
Given the inauspicious origin of the language and standard, it’s worth noting that VHDL is first and foremost, a tool for hardware modeling- - that is to say “simulation” as opposed to “synthesis” The IEEE 1076 standard is exhaustive with respect to modeling, but defines only broad parameters for synthesis. The result - - a given hardware module does not necessarily lend itself to a consistent and universal gate-level implementation across various tools and target technologies.
Page 5

6. Language Subsets IEEE 1076 (modeling) IEEE 1076 (synthesis)
Not all VHDL constructs are synthesizable. For example, “wait for 10 ns” is a common modeling construct, but does not generate any corresponding gate-level component.
Page 6

7. N P Z “None Portability Zone”
Still More Subsets
Tool & Vendor Specific
IEEE 1076 (synthesis)
IEEE 1076 (modeling)
N P Z “None Portability Zone”
Avoid extensive use of compiler specific constructs and directives that are outside of standard VHDL
Page 7

8. Levels of Abstraction f Behavioral RTL Logic Layout
Fewer details, Faster design entry and simulation f
Behavioral
RTL
AND_OR2
DFF
Logic
Technology specific details, slower design entry and simulation
Layout
CLB_R5C5
CLB_R5C6
Page 8

9. Overlapping Levels Behavioral RTL Logic Layout
Simulation (behavioral verification only)
Behavioral
Hardware Model
Some code may overlap
RTL
Synthesizable Code
Code with library specific instantiations
Logic
Schematic Editor
Post synthesis, tool specific
Layout
Place & Route Utility
Page 9

10. Inference Vs. Instantiation
Given that synthesis and implementation are implicitly tool and technology dependent, there often exist a need to trade-off maximum code portability against design optimization in a target technology.
component ADSUB8 port ( … ...end component This is in effect a direct call to a library macro within the target technology. Device optimization is achieved.
Z <= A + B ; The “+” operator infers that an generic Adder be built, without consideration of device level optimization. Code portability is maintained.
Page 10

11. Special Resources
If the target technology has dedicated and or special resources, the challenge of device level optimization becomes even greater. Different tools have different capabilities.
Tool Vendor A ( technology specific algorithms, attributes compiler directives)
Vendor B ( technology specific algorithms, attributes compiler directives)
Tool Vendor C ( technology specific algorithms, attributes compiler directives)
Page 11

12. Design Verification VHDL modules V I T A L Synthesis Place & Route
When using an HDL entry method, there is additional level of design verification available.
VHDL modules
Behavioral Simulation ( Test-bench driven )
V I T A L
Synthesis
Gate-Level Functional ( Netlist-Driven )
Place & Route
VHDL Initiative Toward ASIC Libraries
Gate-Level Timing ( Back-Annotated Netlist )
Page 12

13. Why Verify? (Behaviorally)
Test-Bench
Behavioral Module
- Chip Level - Board Level - Std Parts Model - Model Bus Operation - Discrete Event Driven - Flexibility over strictly net-list driven
FPGA
MCU
Memory
PLD
Page 13

14. Summary VHDL is a language for Hardware Modeling.
Logic synthesis is a subset of the total language.
Tool and technology issues will affect synthesis.
Technology specific resources may require instantiation.
A behavioral model can include detailed timing.
Page 14

15. Questions What does the “V” in VHDL stand for ?
What are four generally recognized “levels of abstraction” ?
What is the difference between inferring and instantiating ?
In using an HDL design entry, what are three possible stages of design verification ?
What is the proposed benefit of VITAL compliant tools ?
Page 15