Presentation is loading. Please wait.

Presentation is loading. Please wait.

21 November 2018 Implementing Rule Checking Early in the Design Cycle to Reduce Design Iterations and Verification Time Kent Moffat DesignAnalyst Product.

Published byKerry Mathews Modified over 5 years ago

Similar presentations

Presentation on theme: "21 November 2018 Implementing Rule Checking Early in the Design Cycle to Reduce Design Iterations and Verification Time Kent Moffat DesignAnalyst Product."— Presentation transcript:

1 21 November 2018 Implementing Rule Checking Early in the Design Cycle to Reduce Design Iterations and Verification Time Kent Moffat DesignAnalyst Product Manager Mentor Graphics

2 Design Checking: Evaluating RTL code to determine if any violations exist based on a set of coding rules Moffat S204/MAPLD 2004

3 What Problems Do Design Checkers Solve?
Verification consumes 50-70% of FPGA design cycles Design checking finds and fixes errors earlier in the design process to reduce costly verification and other downstream tool iterations later Design reuse is essential to meet FPGA design schedule constraints Design checking helps ensure adherence to HDL coding guidelines essential for efficient reuse Moffat S204/MAPLD 2004

4 Early Checking Design Flow
Corp Rule Policies Specific Vendor Policies Group Rule Policies Design Checker HDL Design Simulation Synthesis P & R Moffat S204/MAPLD 2004

5 HDL Checking Tool Design Checking Tenets Encapsulate Knowledge
Best Practices Reuse Techniques Known Issues HDL Checking Tool Apply Knowledge Understand Design Issues Detect & Fix Issues Checking Tool Share Knowledge Team Access Issue Reports Moffat S204/MAPLD 2004

6 Checker Evolution ? Push as much checking
PSL Push as much checking as possible to the specification phase SystemC Predictive Analysis Dynamic Today’s Focus Syntax Semantics Style Rules VHDL Static Verilog The beginning C Moffat S204/MAPLD 2004

7 Why Focus on Static Checks?
High Static Checkers Ease of Use Performance # of Users Use Frequency Interfaced Engines Low Syntax Style Language Static Rules Gate-Level Engine Driven Checks Moffat S204/MAPLD 2004

8 How Fast is Fast Enough? Design Lines Sec Rules Checks/Sec Ethernet
9,823 9 160 174,631 Leon uP 14,860 10 160 237,769 PicoJava 60,751 80 160 121,502 MicroSparc 139,080 290 160 76,734 Tests run on a PC: 2 GHz Pentium 4, RAM 1 G, Windows 2000 Used same set of rules in each test including HDL syntax and semantics Reuse Methodology Manual ruleset Checks/Sec = (Lines * Rules) /Sec (Lines include comments) Moffat S204/MAPLD 2004

9 What Types of Checks can be Performed?
Standard language & syntax checks Good coding practices Format & readability Downstream tool checks Portability/reuse checks Cross-language compatibility Moffat S204/MAPLD 2004

10 Example Rule Categories
Labels Naming Order Partitioning Race Conditions Ranges Registers Sensitivity Style Subprograms VITAL Allow Assignments Clocks & Resets Complexity Conditions Configurations Declarations Directives FSM Gates HDL Syntax & Semantics Instances Moffat S204/MAPLD 2004

11 Reuse Methodology Manual Examples
Moffat S204/MAPLD 2004

12 Value of Early Detection
Cost of error detection increases further downstream Cost is multiplied if code must be edited and re-verified for subsequent designs Reuse Cost $ Time = $ Specification Simulation Synthesis P & R $ $ $$ … Problem Cost = [(Tfix + Treiterate) * CostEngineer] + Tmarket Moffat S204/MAPLD 2004

13 Understanding the Process
Results Table Run from: 3 Text Editor Graphical Editors Design browser Shell level 2 Policy Add Rulesets to Policy 4 1 Checker Rule Set Graphics Define Ruleset Source Parameterized Base Rules Reports Moffat S204/MAPLD 2004

14 Building Custom Rulesets
Create ruleset(s) Use search to find a base rule Access online help Drag & drop base rulesets & rules into your own rulesets Change rule parameters Create policies that contain rulesets Disable rules Lock down & share rules with the team Moffat S204/MAPLD 2004

15 Examining Results Group, filter, & sort results
21 November 2018 Group, filter, & sort results View only what you want Save the views See the code fragment & Msg. Cross reference View message & rule help Disable rules High-level summary Totals rolled up through groups Expand, collapse, & cross-ref Moffat S204/MAPLD 2004

16 Analyze Results within Text Editor
21 November 2018 Code Browser indicates errors & warnings Violation report provides navigation Code lines highlighted Hover help for each violation Step through errors Show rule/rule help Rerun analysis Moffat S204/MAPLD 2004

17 View Reports Export Result Table as CSV, TSV, or HTML
Export Summary report as CSV, TSV, or HTML Export Result Table as CSV, TSV, or HTML Export rules used in ASCII Moffat S204/MAPLD 2004

18 Assisted Violation Correction
If a tool knows exactly what the problem is & how to fix it, then …. A good percentage of rule violations fit this scenario The tool should have modes of correction: “do it”, step through & change, etc. Moffat S204/MAPLD 2004

19 Challenges and Limitations
Mapping desired design rules into checking tool Not always obvious match Custom rule creation may be necessary Tradeoff between run-time tool performance and depth of analysis Must be fast to be used frequently Deep analysis takes longer Some rule violations are not detectable by static analysis techniques Moffat S204/MAPLD 2004

20 Summary HDL design checking tools save design time by identifying errors earlier to avoid costly iterations downstream Design checkers help ensure that HDL code is reusable from the start Key to frequent usage is high runtime performance and interactivity Moffat S204/MAPLD 2004

Download ppt "21 November 2018 Implementing Rule Checking Early in the Design Cycle to Reduce Design Iterations and Verification Time Kent Moffat DesignAnalyst Product."

Similar presentations

ECE 551 Digital System Design & Synthesis Lecture 08 The Synthesis Process Constraints and Design Rules High-Level Synthesis Options.

ECE 551 Digital System Design & Synthesis Lecture 08 The Synthesis Process Constraints and Design Rules High-Level Synthesis Options.
Implementing Rule Checking Early in the Design Cycle to Reduce Design Iterations and Verification Time Kent Moffat DesignAnalyst Product Manager Mentor.

Implementing Rule Checking Early in the Design Cycle to Reduce Design Iterations and Verification Time Kent Moffat DesignAnalyst Product Manager Mentor.
The Design Process Outline Goal Reading Design Domain Design Flow

The Design Process Outline Goal Reading Design Domain Design Flow
Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.

Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.
ECE 667 - Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.

ECE Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.
Logic Design Outline –Logic Design –Schematic Capture –Logic Simulation –Logic Synthesis –Technology Mapping –Logic Verification Goal –Understand logic.

Logic Design Outline –Logic Design –Schematic Capture –Logic Simulation –Logic Synthesis –Technology Mapping –Logic Verification Goal –Understand logic.
Formula Auditing, Data Validation, and Complex Problem Solving

Formula Auditing, Data Validation, and Complex Problem Solving
© 2006 Pearson Addison-Wesley. All rights reserved2-1 Chapter 2 Principles of Programming & Software Engineering.

© 2006 Pearson Addison-Wesley. All rights reserved2-1 Chapter 2 Principles of Programming & Software Engineering.
Foundation and XACTstepTM Software

Foundation and XACTstepTM Software
Churning the Most Out of IP-XACT for Superior Design Quality Ayon Dey Lead Engineer, TI Anshuman Nayak Senior Product Director, Atrenta Samantak Chakrabarti.

Churning the Most Out of IP-XACT for Superior Design Quality Ayon Dey Lead Engineer, TI Anshuman Nayak Senior Product Director, Atrenta Samantak Chakrabarti.
Data Structures and Programming.  John Edgar2.

Data Structures and Programming.  John Edgar2.
© 2011 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.

© 2011 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.
Chapter 9 Introduction to ActionScript 3.0. Chapter 9 Lessons 1.Understand ActionScript 3.0 2.Work with instances of movie clip symbols 3.Use code snippets.

Chapter 9 Introduction to ActionScript 3.0. Chapter 9 Lessons 1.Understand ActionScript Work with instances of movie clip symbols 3.Use code snippets.
1 Deeds: E-Learning Environment for Digital Design Giuliano Donzellini & Domenico Ponta DIBE – Department of Biophysical and Electronic Engineering University.

1 Deeds: E-Learning Environment for Digital Design Giuliano Donzellini & Domenico Ponta DIBE – Department of Biophysical and Electronic Engineering University.
© 2003 Xilinx, Inc. All Rights Reserved Reading Reports Xilinx: This module was completely redone. Please translate entire module Some pages are the same.

© 2003 Xilinx, Inc. All Rights Reserved Reading Reports Xilinx: This module was completely redone. Please translate entire module Some pages are the same.
1 The following presentation is from the Oracle Webcast “What’s New in P6 EPPM Release 8.1.” As a partner, you may not use the Oracle Power Point template,

1 The following presentation is from the Oracle Webcast “What’s New in P6 EPPM Release 8.1.” As a partner, you may not use the Oracle Power Point template,
Objectives  Testing Concepts for WebApps  Testing Process  Content Testing  User Interface Testing  Component-level testing  Navigation Testing.

Objectives  Testing Concepts for WebApps  Testing Process  Content Testing  User Interface Testing  Component-level testing  Navigation Testing.
ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.

ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.
Foundation Express The HDL Value Leader. Xilinx Foundation Express The HDL Value Leader  Complete HDL Development Environment Best in Class EDA Tools.

Foundation Express The HDL Value Leader. Xilinx Foundation Express The HDL Value Leader  Complete HDL Development Environment Best in Class EDA Tools.
© 2003 Xilinx, Inc. All Rights Reserved For Academic Use Only Xilinx Design Flow FPGA Design Flow Workshop.

© 2003 Xilinx, Inc. All Rights Reserved For Academic Use Only Xilinx Design Flow FPGA Design Flow Workshop.

Similar presentations

Ads by Google