Presentation is loading. Please wait.

Presentation is loading. Please wait.

The Development of Large-Area Psec-Resolution TOF Systems

Similar presentations


Presentation on theme: "The Development of Large-Area Psec-Resolution TOF Systems"— Presentation transcript:

1 The Development of Large-Area Psec-Resolution TOF Systems
Henry Frisch Enrico Fermi Institute and Physics Dept University of Chicago With Harold Sanders, and Fukun Tang (EFI-EDG) Karen Byrum and Gary Drake (ANL); Tim Credo (IMSA, now Harvard), Shreyas Bhat, and David Yu (students) 11/7/2018 HJF DOE Review

2 What is the intrinsic limit for TOF for rel. particles?
Typical path lengths for light and electrons are set by physical dimensions of the light collection and amplifying device. These are now on the order of an inch. One inch is 100 psec. That’s what we measure- no surprise! (pictures swiped from T. Credo talk at Workshop) 11/7/2018 HJF DOE Review

3 Major advances for TOF measurements:
Micro-photograph of Burle 25 micron tube- Greg Sellberg (Fermilab) 1. Development of MCP’s with 6-10 micron pore diameters 11/7/2018 HJF DOE Review

4 Major advances for TOF measurements:
Output at anode from simulation of 10 particles going through fused quartz window- T. Credo, R. Schroll Jitter on leading edge 0.86 psec 2. Ability to simulate electronics and systems to predict design performance 11/7/2018 HJF DOE Review

5 Major advances for TOF measurements:
Simulation with IHP Gen3 SiGe process- Fukun Tang (EFI-EDG) 3. Electronics with typical gate jitters << 1 psec 11/7/2018 HJF DOE Review

6 Geometry for a Collider Detector
2” by 2” MCP’s Beam Axis Coil “r” is expensive- need a thin segmented detector 11/7/2018 HJF DOE Review

7 Use Cherenkov light - fast
Generating the signal Use Cherenkov light - fast A 2” x 2” MCP- actual thickness ~3/4” e.g. Burle (Photonis) with mods per our work 11/7/2018 HJF DOE Review

8 Anode Structure RF Transmission Lines
Summing smaller anode pads into 1” by 1” readout pixels An equal time sum- make transmission lines equal propagation times Work on leading edge- ringing not a problem for this fine segmentation 11/7/2018 HJF DOE Review

9 Tim’s Equal-Time Collector
4 Outputs- each to a TDC chip (ASIC) Chip to have < 1psec resolution(!) -we are doing this in the EDG (Harold, Tang). Equal-time transmission-line traces to output pin 11/7/2018 HJF DOE Review

10 Dummy 1 11/7/2018 HJF DOE Review

11 Anode Return Path Problem
11/7/2018 HJF DOE Review

12 Solving the return-path problem
0.250 0.160 0.070 2 in.

13 Capacitive Return Path
11/7/2018 HJF DOE Review

14 Mounting electronics on back of MCP- matching
Conducting Epoxy- machine deposited by Greg Sellberg (Fermilab) dum 11/7/2018 HJF DOE Review

15 EDG’s Unique Capabilities - Harold’s Design for Readout
Each module has 5 chips- 4 TDC chips (one per quadrant) and a DAQ `mother’ chip. Problems are stability, calibration, rel. phase, noise. Both chips are underway dum 11/7/2018 HJF DOE Review

16 Tang’s work in IHP (200 GHz) design tools
dum 11/7/2018 HJF DOE Review

17 Requirement: Psec-Resolution TDC
Tang Slide MCP_PMT Output Signal Start 500pS Reference Clock Stop Tw 1 ps Resolution Time-to-Digital Converter!!! 11/7/2018 HJF DOE Review

18 Approaches & Possibilities
(2) Time Stretcher 1/4 Tang Slide “Zero”-walk Disc. Stretcher Driver 11-bit Counter Receiver PMT CK5Ghz 2 Ghz PLL REF_CLK psFront-end (Timing Module Option #2) 11/7/2018 HJF DOE Review

19 Time Stretcher: Simulation Result
Tang Slide x200 Stretched Time Interval (Output Signal ) Stretched Time = 274ns (pedestal=74ns) 1ns Time Interval (Input Signal) 11/7/2018 ns ns ns ns ns ns HJF DOE Review

20 VCO: Submission of Oct. 2006 Tang Slide Ultimate Goal:
To build TDC with 1 pSec Resolution for Large Scale of Time-of-Flight Detector. Primary Goal: To build 2-Ghz VCO, key module of PLL that generates the TDC reference signal Cycle-to-Cycle Time-jitter < 1 ps To evaluate IHP SG25H1/M4M5 Technology for our applications To gain experiences on using Cadence tools (Virtuoso Analog Environment) Circuit Design (VSE) Simulation (Spectre) Chip Layout (VLE, XLE, VCAR) DRC and LVS Check (Diva, Assura, Calibre) Parasitic Extraction (Diva) Post Layout Simulation (Spectre) GDSII Stream out Validation Tape Out Tang Slide 11/7/2018 HJF DOE Review

21 Diagram of Phase-Locked Loop
Tang Slide CP Fref I1 Uc PD VCO F0 LF I2 1N PD: Phase Detector CP: Charge Pump LF: Loop Filter VCO: Voltage Controlled Oscillator 11/7/2018 HJF DOE Review

22 IHP (SG25H1) 0.25mm SiGe BiCMOS Technology
0.25mm BiCMOS technology 200Ghz NPN HBT (hetero-junction bipolar transistor) MIM Capacitors (layer2-layer3) ( 1f/1u2 ) Inductors (layer3-layer4) High dielectric stack for RF passive component 5 metal layers (Al) Digital Library: Developing Tang Slide 11/7/2018 HJF DOE Review

23 SG25 Process Specification
Tang Slide 11/7/2018 HJF DOE Review

24 2-GHz BiCMOS VCO Schematic
Tang Slide 2-GHz BiCMOS VCO Schematic Negative Resistance and Current-Limited Voltage Control Oscillator with Accumulating PMOS Varicap and 50W Line Drivers 11/7/2018 HJF DOE Review

25 V-F Plot (3 model cases @ 27C-55C)
Frequency Tang Slide Temperature: 27C-55C Supply: VDD=2.5V VControl varied 0.18V VControl 11/7/2018 HJF DOE Review

26 Phase Noise ( 3 model cases @ 27C)
@100KHz offset Worst Tang Slide Best dBc/Hz Typical dBc/Hz Worst dBc/Hz Typical Best Tang Slide Temperature: 27C Supply: VDD=2.5V 11/7/2018 HJF DOE Review

27 Calculation of Cycle-to-Cycle Jitter
Tang Slide 11/7/2018 HJF DOE Review

28 Virtuoso XL Layout View
Tang Slide 11/7/2018 HJF DOE Review

29 Virtuoso Chip Assembly Router View
Tang Slide 11/7/2018 HJF DOE Review

30 Transit Analysis: Comparison of Schematic and Post Layout Simulations
loads Schematic Post Layout 11/7/2018 HJF DOE Review Tang Slide

31 Simulation for Coil Showering and various PMTs (Shreyas Bhat)
Right now, we have a simulation using GEANT4, ROOT, connected by a python script GEANT4: pi+ enters solenoid, e- showers ROOT: MCP simulation - get position, time of arrival of charge at anode pads Both parts are approximations Could we make this less home-brew and more modular? Could we use GATE (Geant4 Application for Tomographic Emission) to simplify present and future modifications? Working with Prof. Chin-tu Chen and students, UCHospitals Radiology- they know GATE very well, use it regularly 11/7/2018 HJF DOE Review

32 Possible Collider Applications
Separating b from b-bar in measuring the top mass (lessens combinatorics) Identifying csbar and udbar modes of the W to jj decays in the top mass analysis (need this once one is below 1 GeV, I believe) Separating out vertices from different collisions at the LHC in the z-t plane Identifying photons with vertices at the LHC (requires spacial resolution and converter ahead of the TOF system Locating the Higgs vertex in H to gamma-gamma at the LHC (mass resolution) Kaon ID in same-sign tagging in B physics (X3 in CDF Bs mixing analysis) Fixed target geometries- LHCb, Diffractive LHC Higgs, (and rare K and charm FT experiments) Super-B factory (Nagoya Group, V’avra at SLAC) 11/7/2018

33 Synergies- The ILC, Radiology ANL,Fermilab,SLAC, BSD,Saclay, Photonis
ILC- met with Fermilab last week to discuss possible ILC applications- have propsed a workshop with them to explore physics of particle ID at the ILC Positron-Emission Tomography – have a draft of a proposal to UC for a program for applying HEP techniques to radiology -with Chin-Tu Chen, Radiology Have agreed to write MOU with Saclay (Patrick LeDu) Have agreed to write MOU with Photonis/Burle to develop new MCPs optimized for timing We are working with Jerry V’avra (SLAC) on measurement setups (Karen and Gary at ANL have the setup). 11/7/2018

34 Status Have a simulation of Cherenkov radiation in MCP into electronics Have placed an order with Burle- have the 1st of 4 tubes and have a good working relationship (their good will and expertise is a major part of the effort): 10 micron tube in the works; optimized versions discussed Have licence and tools from IHP working on our work stations- Tang is adept and fast working with them. Excellent support from Cadence. Have modeled DAQ/System chip in Altera (Jakob Van Santen: Sr) ANL has put together a test stand with working DAQ, has bought a very-fast laser, has made contact with advanced accel folks:(+students) Have established strong working relationship with Chin-Tu Chen’s PET group at UC; source of good students; common interests (with Saclay too). Hope can establish a program in the application of HEP to meds Harold and Tang have a good grasp of the overall system problems and scope, and have a top-level design plus details Have found Greg Sellberg at Fermilab to offer expert precision assembly advice and help (wonderful tools and talent!). 9. Are working closely with Jerry V’avra (SLAC); will work with Saclay 11/7/2018 HJF DOE Review

35 This was the text on my penultimate slide at the workshop at Arlington TX in April
Next Steps Start testing the MK-0 device we have (ANL) Understand the electrical circuit in the MCP and specify the next model (MK-I) we want Finish the design and place the order to IHP for the 1st chip. THE END (not really) Substantial Progress on all 3 See hep.uchicago.edu/~frisch For more documents and links 11/7/2018 HJF DOE Review

36 The Electronics Development Group of the EFI
Over a million dollars of software tools from a number of vendors- built up by Harold. Nowhere else I know of… Major impact on CDF,Atlas, KTeV, Quiet, … Serves not just UC- other institutions send folks here- systems are collaborative Student involvement- we train students in cutting-edge electronics (grad and underg) Highly innovative designs - 11/7/2018 HJF DOE Review

37 DOE-ADR Funds First chip submission was last week-ADR
Tang leaves tomorrow for Germany for IHP Workshop-ADR Starting on next submission design… Will seed collaborative work with ANL, SLAC (V’avra), and, hopefully, Fermilab Would like to discuss longer-term support for a program of Applications of HEP Techniques to Radiology, and also some EDG support. 11/7/2018 HJF DOE Review

38 Backup Slides Miscellaneous….. 11/7/2018 HJF DOE Review

39 Got Burle MK-0 (our name)- many thanks!
Paul Mitchell has done nice things- wonderful test bed for understanding 11/7/2018 HJF DOE Review

40 V-F Plot: Comparison of Schematic and Post Layout Simulations
Frequency Post Layout Schematic Vcontrol 11/7/2018 HJF DOE Review

41 Phase Noise: Post Layout Simulations VDD=2.5V Temp.=27C, 55C
Phase offset 27C dBc/Hz (Sch: ) 55C dBc/Hz (Sch: ) 11/7/2018 HJF DOE Review

42 A real CDF event- r-phi view
Key idea- fit t0 (start) from all tracks 11/7/2018 HJF DOE Review

43 Conclusion (1) VCO time-jitter met our requirement.
(2) Post layout simulation matched schematic simulation very well. (3) Some problems we have encountered with pcell library, layout, DRC, LVS and auto-routing functionalities. (4) Ready for October Submission. 11/7/2018 HJF DOE Review

44 π+ Generation, Coil Showering GEANT4 PMT/MCP GEANT4 - swappable
Shreyas Bhat slide π+ Generation, Coil Showering GEANT4 Input Source code, Macros Files Geometry Materials Particle: Type Energy Initial Positions, Momentum Physics processes Verbose level Have position, time, momentum, kinetic energy of each particle for each step (including upon entrance to PMT) Need to redo geometry (local approx.➔ cylinder) Need to redo field Need to connect two modules (python script in place for older simulation) PMT/MCP GEANT4 - swappable Pure GEANT4 Get position, time 11/7/2018 HJF DOE Review

45 default “digitization”
Shreyas Bhat slide π+ Generation GATE Input Macros Files - precompiled source Geometry Materials Particle: Type Energy Initial Positions, Momentum Verbose level Physics processes macros file Solenoid Showering GATE But, we need to write Source code for Magnetic Field, recompile PMT/MCP GATE - swap with default “digitization” module GATE Get position, time 11/7/2018 HJF DOE Review

46 The Hard Parts- Reality
Haven’t yet plugged in a device- all simulation Harold and Paul Mitchell (Burle) have taught us that the hard part is the return path from MCP-OUT to the Gd Haven’t yet submitted a design to IHP- don’t know the realities of making chips (in progress as we speak) Have no equipment to test these chips when we get them Have no experience on how to measure device performance when we actually get them. We are a small group- lots to do! 11/7/2018 HJF DOE Review


Download ppt "The Development of Large-Area Psec-Resolution TOF Systems"

Similar presentations


Ads by Google