Improved Path Clustering for Adaptive Path-Delay Testing Tuck-Boon Chan* and Prof. Andrew B. Kahng*# UC San Diego ECE* & CSE # Departments.

Slides:



Advertisements
Similar presentations
Porosity Aware Buffered Steiner Tree Construction C. Alpert G. Gandham S. Quay IBM Corp M. Hrkic Univ Illinois Chicago J. Hu Texas A&M Univ.
Advertisements

Multilevel Hypergraph Partitioning Daniel Salce Matthew Zobel.
Poly-Logarithmic Approximation for EDP with Congestion 2
OCV-Aware Top-Level Clock Tree Optimization
1 E190Q – Project Introduction Autonomous Robot Navigation Team Member 1 Name Team Member 2 Name.
Lecture 6 Image Segmentation
Lecture 21: Spectral Clustering
Minimum-Buffered Routing of Non- Critical Nets for Slew Rate and Reliability Control Supported by Cadence Design Systems, Inc. and the MARCO Gigascale.
Background: Scan-Based Delay Fault Testing Sequentially apply initialization, launch test vector pairs that differ by 1-bit shift A vector pair induces.
Evaluation of Placement Techniques for DNA Probe Array Layout Andrew B. Kahng 1 Ion I. Mandoiu 2 Sherief Reda 1 Xu Xu 1 Alex Zelikovsky 3 (1) CSE Department,
VLSI Layout Algorithms CSE 6404 A 46 B 65 C 11 D 56 E 23 F 8 H 37 G 19 I 12J 14 K 27 X=(AB*CD)+ (A+D)+(A(B+C)) Y = (A(B+C)+AC+ D+A(BC+D)) Dr. Md. Saidur.
Faster SAT and Smaller BDDs via Common Function Structure Fadi A. Aloul, Igor L. Markov, Karem A. Sakallah University of Michigan.
E. AlthausMax-Plank-Institut fur Informatik G. CalinescuIllinois Institute of Technology I.I. MandoiuUC San Diego S. Prasad Georgia State University N.
Dec. 19, 2005ATS05: Agrawal and Doshi1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849, USA Vishwani D. Agrawal Alok S. Doshi.
EDA (CS286.5b) Day 5 Partitioning: Intro + KLFM. Today Partitioning –why important –practical attack –variations and issues.
Local Unidirectional Bias for Smooth Cutsize-delay Tradeoff in Performance-driven Partitioning Andrew B. Kahng and Xu Xu UCSD CSE and ECE Depts. Work supported.
What is Linear Programming? A Linear Program is a minimization or maximization problem, subject to several restraints. Linear programs can be set up for.
On Legalization of Row-Based Placements Andrew B. KahngSherief Reda CSE & ECE Departments University of CA, San Diego La Jolla, CA 92093
Yield- and Cost-Driven Fracturing for Variable Shaped-Beam Mask Writing Andrew B. Kahng CSE and ECE Departments, UCSD Xu Xu CSE Department, UCSD Alex Zelikovsky.
Rewiring – Review, Quantitative Analysis and Applications Matthew Tang Wai Chung CUHK CSE MPhil 10/11/2003.
SubSea: An Efficient Heuristic Algorithm for Subgraph Isomorphism Vladimir Lipets Ben-Gurion University of the Negev Joint work with Prof. Ehud Gudes.
Interconnect Implications of Growth-Based Structural Models for VLSI Circuits* Chung-Kuan Cheng, Andrew B. Kahng and Bao Liu UC San Diego CSE Dept.
UC San Diego Computer Engineering. VLSI CAD Laboratory.. UC San Diego Computer EngineeringVLSI CAD Laboratory.. UC San Diego Computer EngineeringVLSI CAD.
1 Enhancing Performance of Iterative Heuristics for VLSI Netlist Partitioning Dr. Sadiq M. Sait Dr. Aiman El-Maleh Mr. Raslan Al Abaji. Computer Engineering.
DDRO: A Novel Performance Monitoring Methodology Based on Design-Dependent Ring Oscillators Tuck-Boon Chan †, Puneet Gupta §, Andrew B. Kahng †‡ and Liangzhen.
Image Segmentation Image segmentation is the operation of partitioning an image into a collection of connected sets of pixels. 1. into regions, which usually.
Graph partition in PCB and VLSI physical synthesis Lin Zhong ELEC424, Fall 2010.
Accuracy-Configurable Adder for Approximate Arithmetic Designs
On the Construction of Data Aggregation Tree with Minimum Energy Cost in Wireless Sensor Networks: NP-Completeness and Approximation Algorithms National.
CSE 242A Integrated Circuit Layout Automation Lecture: Partitioning Winter 2009 Chung-Kuan Cheng.
Network Aware Resource Allocation in Distributed Clouds.
1 Local search and optimization Local search= use single current state and move to neighboring states. Advantages: –Use very little memory –Find often.
CSE 494: Electronic Design Automation Lecture 4 Partitioning.
1 Global Routing Method for 2-Layer Ball Grid Array Packages Yukiko Kubo*, Atsushi Takahashi** * The University of Kitakyushu ** Tokyo Institute of Technology.
An Efficient Algorithm for Dual-Voltage Design Without Need for Level-Conversion SSST 2012 Mridula Allani Intel Corporation, Austin, TX (Formerly.
March 20, 2007 ISPD An Effective Clustering Algorithm for Mixed-size Placement Jianhua Li, Laleh Behjat, and Jie Huang Jianhua Li, Laleh Behjat,
Low-Power Gated Bus Synthesis for 3D IC via Rectilinear Shortest-Path Steiner Graph Chung-Kuan Cheng, Peng Du, Andrew B. Kahng, and Shih-Hung Weng UC San.
UC San Diego / VLSI CAD Laboratory Incremental Multiple-Scan Chain Ordering for ECO Flip-Flop Insertion Andrew B. Kahng, Ilgweon Kang and Siddhartha Nath.
Modern Floor-planning Based on B ∗ -Tree and Fast Simulated Annealing Paper by Chen T. C. and Cheng Y. W (2006) Presented by Gal Itzhak
Muralidharan Venkatasubramanian Vishwani D. Agrawal
A Clustering Algorithm based on Graph Connectivity Balakrishna Thiagarajan Computer Science and Engineering State University of New York at Buffalo.
-1- UC San Diego / VLSI CAD Laboratory Construction of Realistic Gate Sizing Benchmarks With Known Optimal Solutions Andrew B. Kahng, Seokhyeong Kang VLSI.
10/25/ VLSI Physical Design Automation Prof. David Pan Office: ACES Lecture 3. Circuit Partitioning.
Examination Committee: Dr. Poompat Saengudomlert (Chairperson) Assoc. Prof. Tapio Erke Dr. R.M.A.P. Rajatheva 1 Telecommunications FoS Asian Institute.
Examination Committee: Dr. Poompat Saengudomlert (Chairperson) Assoc. Prof. Tapio Erke Dr. R.M.A.P. Rajatheva 1 Telecommunications FoS Asian Institute.
1 Efficient Obstacle-Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Szu-Yu Chen, Chi-Feng Li, Yao-Wen Chang, Chia-Lin Yang National Taiwan.
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 6: January 23, 2002 Partitioning (Intro, KLFM)
1 A New Calculational Law for Combinatorial Optimization Problems Akimasa Morihata PhD student of IPL (Takeichi/Hu Lab.), the University of Tokyo IFIP.
1 CS612 Algorithms for Electronic Design Automation CS 612 – Lecture 3 Partitioning Mustafa Ozdal Computer Engineering Department, Bilkent University Mustafa.
MAX FLOW APPLICATIONS CS302, Spring 2012 David Kauchak.
1 L25 : Crosstalk-Concerned Physical Design (2) Jun Dong Cho Sungkyunkwan Univ. Dept. ECE Homepage :
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 9: February 9, 2004 Partitioning (Intro, KLFM)
Timing Model Reduction for Hierarchical Timing Analysis Shuo Zhou Synopsys November 7, 2006.
Outline Motivation and Contributions Related Works ILP Formulation
Community structure in graphs Santo Fortunato. More links “inside” than “outside” Graphs are “sparse” “Communities”
CprE566 / Fall 06 / Prepared by Chris ChuPartitioning1 CprE566 Partitioning.
Fast Parallel Algorithms for Edge-Switching to Achieve a Target Visit Rate in Heterogeneous Graphs Maleq Khan September 9, 2014 Joint work with: Hasanuzzaman.
Example Apply hierarchical clustering with d min to below data where c=3. Nearest neighbor clustering d min d max will form elongated clusters!
-1- Delay Uncertainty and Signal Criticality Driven Routing Channel Optimization for Advanced DRAM Products Samyoung Bang #, Kwangsoo Han ‡, Andrew B.
Multilevel Partitioning
Network Partition –Finding modules of the network. Graph Clustering –Partition graphs according to the connectivity. –Nodes within a cluster is highly.
Introduction to Multiple-multicast Routing Chu-Fu Wang.
E. AlthausMax-Plank-Institut fur Informatik G. CalinescuIllinois Institute of Technology I.I. MandoiuUC San Diego S. Prasad Georgia State University N.
3/21/ VLSI Physical Design Automation Prof. David Pan Office: ACES Lecture 4. Circuit Partitioning (II)
Algorithm Analysis Fall 2017 CS 4306/03
Improved Performance of 3DIC Implementations Through Inherent Awareness of Mix-and-Match Die Stacking Kwangsoo Han, Andrew B. Kahng and Jiajia Li University.
Andrew B. Kahng and Xu Xu UCSD CSE and ECE Depts.
Power Efficient Range Assignment in Ad-hoc Wireless Networks
Consensus Partition Liang Zheng 5.21.
Presentation transcript:

Improved Path Clustering for Adaptive Path-Delay Testing Tuck-Boon Chan* and Prof. Andrew B. Kahng*# UC San Diego ECE* & CSE # Departments

2 Adaptive Path-Delay Testing [ShintaniUT09] Test patterns are specific to process condition Select test pattern based on measured process condition  reduced test cost! Critical paths for process condition V j Critical path sets for various process conditions Test patterns for process condition V j Test pattern sets for various process conditions ATPG Measure process condition of a chip Select a test pattern set based on the measured process condition Path delay testing Test pattern generationAdaptive testing

3 Clustering Example Process conditions {V 1, V 2,V 3 } Critical path sets {S 1, S 2, S 3 } 10 S1S1 S2S2 S3S3 5 5 Test 35 paths if process condition = V 1 or V 2 Test 25 paths if process condition = V S3S3 S2S2 S1S1 C1C1 C2C2 Clustering Solution B S3S3 S2S2 S1S1 C1C1 C2C2 Venn diagrams of critical path sets Clustering Solution A No clustering: Test 40 paths per chip Test 15 paths if process condition = V 1 Test 35 paths if process condition = V 2 or V 3

4 Clustering for Min Expected Cost Objective : minimize f(C) Input : V, Q and k Output : k disjoint clusters, C = {C 1, C 2, …, C k } V j = the j th process condition, j = 1,...,M P = {P 1,...,P N } = set of all critical paths S j  P = set of critical paths for process condition V j Q j = occurrence probability of process condition V j k = maximum number of clusters 10 S1S1 S2S2 S3S S3S3 S2S2 S1S1 C1C1 C2C2 C 1 : ( ) x ( ) = C 2 : (0.3) x (25) = 0.75 f(C) = = Q 1 = 0.2 Q 2 = 0.5 Q 3 = 0.3 Expected testing cost:

5 Previous Work: Greedy Algorithm [Uezono10] Calculate cost of merging any two clusters Perform the cluster merge with minimum cost Repeat until number of clusters = k S1S2S3S4 N/2-2 C2C2 C1C1 Optimal solution Greedy method 1 1 N/ C2C2 C1C1 C3C3 1 1 C2C2 C1C When Q 1 = Q 4 = 0.5-  and Q 2 = Q 3 = ,  ≈ 0

6 Proposed Method I: KL-FM Analog Model clustering problem as a hypergraph Goal: partition the graph with minimum cost Recursively partition a hypergraph into two subgraphs Random bipartition Calculate gain of moving a node Move node with highest gain to other partition Lock the moved node All nodes are moved? Select partition with minimum cost KL-FM approach V2V2 V3V3 P3P3 V4V4 P2P2 P1P1 cut V1V1

7 General Testcase Represent clustering problem with a hypergraph e h,j : Process condition j needs to test critical path h b j,d : Process condition j belongs to cluster d Goal: find the connections b j,d that minimizes test cost e h,j are generated using random graph model G(n,P) Probability of process conditions are generated randomly (uniform, gaussian, power law …) V1V1 V2V2 P2P2 … P1P1 PNPN c1c1 c2c2 ckck … VMVM … P3P3 ClustersProcess conditionsCritical paths e h,j b j,d QMQM Q3Q3 Q2Q2 Q1Q1

8 Experiment Results (1) When k = M, only one feasible solution  Performance ratio = 1.0 For k < M, performance ratio < 1.0  Proposed method has a lower test cost Greedy method prone to generating suboptimal solution in merging operation Total number of merging operations = Total number of process conditions – number of clusters = M-k

9 Industrial Testcase Critical/test paths have strong correlations, and “containment” property

10 Experiment Results (2) Greedy+ only merges adjacent clusters to avoid suboptimal merging solutions FM method does not take advantage of correlation among process conditions Test cost : Greedy+ < FM < Greedy

11 Proposed Method II: Greedy+ DP-RP Greedy + Dynamic programming Greedy method provides a good initial solution Still prone to suboptimal merging operation Refine merging with dynamic programming S1 S2 S3 S4 S3 S4 S1 S2 S3 S4 S1 S2 S3S4S1S2 Step 1: Run Greedy+ and order process conditions accordingly Step 2: Optimally partition 1D array into k clusters with “DP-RP”: DAC 1994, Alpert et al. For j = 1,2, …, M For partition = 1, 2, …, M-1 calc min cost end end S3S4S1S2

12 Experiment Results (3) Test cost is reduced by 0 to 5% Similar runtime complexity, O(M 2 N) DP-RP takes 10% more time than Greedy+

13 Summary Formulation of the clustering problem in adaptive path-delay testing Proposed a hypergraph representation and clustering algorithm based on FM partitioning Improve simple Greedy method for random testcases Greedy+ works well for highly correlated testcases Further improvement on Greedy+ with DP-RP Future/ongoing work: DP-RP + Greedy ordering is suboptimal: better ordering? Critical path extraction for multi-dimensional process variations

14 Acknowledgment Professor Takashi Sato, Graduate School of Informatics, Kyoto University. Dr. Takumi Uezono, Integrated Research Institute, Tokyo Institute of Technology.

Thank You

16 References [Alpert94] C. J. Alpert and A. B. Kahng, “Multi-Way Partitioning Via Spacefilling Curves and Dynamic Programming”, Proc. Design Automation Conference, 1994, pp [Shintani09] M. Shintani, T. Uezono, T. Takahashi, H. Ueyama, T. Sato, K. Hatayama, T. Aikyo and K. Masau, “An Adaptive Test for Parametric Faults Based on Statistical Timing Information,” Proc. IEEE Asian Test Symposium, 2009, pp [Uezono10] T. Uezono, T. Takahashi, M. Shintani, K. Hatayama, K. Masu, H. Ochi and T. Sato, “Path Clustering for Adaptive Test,” Proc. IEEE VLSI Test Symposium, 2010, pp