Company LOGO Edit your slogan here DKT 122/3 DIGITAL SYSTEM 1 WEEK #8 FUNCTIONS OF COMBINATIONAL LOGIC (ENCODER & DECODER, MUX & DEMUX)

Slides:



Advertisements
Similar presentations
Assignments The submission has to be by the end of this week Write your full name and the group number on the answer sheet.
Advertisements

Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
Henry Hexmoor1 C hapter 4 Henry Hexmoor-- SIUC Rudimentary Logic functions: Value fixing Transferring Inverting.
System Digital Encoder, Decoder, and Contoh Penerapanya.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
Code Converters, Multiplexers and Demultiplexers
DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS WEEK 7 AND WEEK 8 (LECTURE 3 OF 3) MULTIPLEXERS DEMULTIPLEXERS.
CHAPTER 6 Functions of Combinational Logic
EET 1131 Unit 8 Code Converters, Multiplexers, and Demultiplexers
MSI Logic Circuits Wen-Hung Liao, Ph.D.. Objectives Analyze and use decoders and encoders in various types of circuit applications. Compare the advantages.
Digital Fundamentals Floyd Chapter 6 Tenth Edition
Combinational Logic Building Blocks
DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS DECODERS ENCODERS.
Electronics Technology Seven-Segment Displays
1 Chapter 6 Functions of Combinational Logic. 2 Figure 6--1 Logic symbol for a half-adder Adder.
Digital Fundamentals with PLD Programming Floyd Chapter 8
Combinational Logic Chapter 4.
ReVieW Combinational & Sequential Logic Circuit EKT 221 / 4 DIGITAL ELECTRONICS II.
Combinational Logic Design
9 MSI Logic Circuits Some of digital system operations: Decoding and encoding; multiplexing; demultiplexing; comparison; code converting; data busing.
1 Digital Logic Design Week 7 Decoders, encoders and multiplexers.
Functions of Combinational Logic
Combinational Logic By Taweesak Reungpeerakul
WEEK #9 FUNCTIONS OF COMBINATIONAL LOGIC (DECODERS & MUX EXPANSION)
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
1 Combinational Logic Design Digital Computer Logic Kashif Bashir
Logical Circuit Design Week 6,7: Logic Design of Combinational Circuits Mentor Hamiti, MSc Office ,
Kuliah Rangkaian Digital Kuliah 6: Blok Pembangun Logika Kombinasional Teknik Komputer Universitas Gunadarma.
Functions of Combinational Logic By Taweesak Reungpeerakul
CS151 Introduction to Digital Design
Multiplexers and De-Multiplexers 1
Summary Half-Adder pp302Basic rules of binary addition are performed by a half adder, which has two binary inputs (A and B) and two binary outputs (Carry.
CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.
Code Converters, Multiplexers and Demultiplexers
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Computer Architecture From Microprocessors To Supercomputers
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
ECE 320 Homework #3 1. Simplify the Boolean function F using the don’t care conditions d, in both S.O.P. and P.O.S. form: a) F=A’B’D’+A’CD+A’BC d=A’BC’D+ACD+AB’D’
1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.
WEEK #11 FUNCTIONS OF COMBINATIONAL LOGIC (PART 4)
Multiplexers and De-Multiplexers
Combinational Circuit Design. Digital Circuits Combinational CircuitsSequential Circuits Output is determined by current values of inputs only. Output.
Multiplexers & Decoders By: Jason Pitts CS 147 Spring 2010.
A multiplexer (MUX) selects one data line from two or more input lines and routes data from the selected line to the output. The particular data line that.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Code Converters, Multiplexers and Demultiplexers
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Decoders A decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence.
Decoder Chapter 12 Subject: Digital System Year: 2009.
Lecture No. 18 Combinational Functional Devices. Recap Decoder Decoder –3-to-8 Decoder –Cascading of Decoders 4-to-16 decoder –Implementing SOP & POS.
MSI Circuits.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Multiplexer.
EKT 124 MUX AND DEMUX.
CS221: Digital Logic Design Combinational Circuits 3
Combinational Circuits
Combinational Logic Circuits
Unit5 Combinational circuit and instrumentation system.
EET107/3 DIGITAL ELECTRONICS 1
COE 202: Digital Logic Design Combinational Circuits Part 3
Part I Background and Motivation
Digital System Design Combinational Logic
Adder, Subtructer, Encoder, Decoder, Multiplexer, Demultiplexer
Arithmetic Circuits.
ECE2030 HW-6.
Presentation transcript:

Company LOGO Edit your slogan here DKT 122/3 DIGITAL SYSTEM 1 WEEK #8 FUNCTIONS OF COMBINATIONAL LOGIC (ENCODER & DECODER, MUX & DEMUX)

Company LOGO Topic Outlines  Encoder  Decoder  Multiplexers (MUX)  Demultiplexers (DEMUX)

Company LOGO Topic Outlines  Encoder  Decoder  Multiplexers (MUX) Multiplexers (MUX)  Demultiplexers (DEMUX)

Company LOGO Encoder  Encoder converts information such as decimal number, alphabetical character, or symbols into some coded form, such as BCD or binary  Encoder is usually used for:  Data representation  Data security

Company LOGO Question 1: Design a Decimal to BCD Encoder Hints: (a)Draw a Truth-Table showing input and output - How many inputs? : 10 (0 to 9) - How many outputs? : 4 because we need 4 bits to express 9 (1001) (b) From the Truth-Table, get the equation for each output - How many Boolean expression? : 4 since there are 4 outputs (c) Based on the output equation, draw a circuit for basic decimal-to-BCD encoder Encoder

Company LOGO Draw a Truth-Table showing input and output DECIMAL DIGIT BCD CODE A3A3 A2A2 A1A1 A0A Encoder

Company LOGO (b) From the Truth-Table, get the equation for each output: A 3 = Σ m(8, 9) A 2 = Σ m(4, 5, 6, 7) A 1 = Σ m(2, 3, 6, 7) A 0 = Σ m(1, 3, 5, 7, 9) (c) Based on the output equation, draw a circuit for basic decimal-to-BCD encoder (a) Logic symbol for a 10-line-to 4 line encoder (b) Logic diagram. A 0-digit input is not needed because the BCD outputs are all low when there are no HIGH inputs (a) (b) Encoder

Company LOGO  A decoder is a circuit that creates an output based on the binary states of a given input  Do the opposite of encoder Decoder Decoder block diagram

Company LOGO Basic Binary Decoder Example:  To determine when a binary 1001 occurs on the input of a digital circuit, AND gate can be used as the basic decoding element.  AND gate -> produce HIGH output when all inputs are HIGH  How to ensure that inputs to the AND gate are HIGH when binary 1001 occurs? Other than this input combinations, the output is 0 Decoder

Company LOGO Question 2: (a)Determine the logic required to decode the binary by producing a high level (active-HIGH) on the output. Active-HIGH  produce HIGH output Decoding function, A4A4 A2A2 A1A1 A0A0 A3A3 Decoder

Company LOGO 4-bit Decoder  This type of decoder is called 4-line-to-16-line decoder or 1-of-16 decoder  For a 4-bit decoder, there are 16 possible combinations (2 4 =16). This means that 16 decoding gates are required Decoder

Company LOGO 3 to 8 Binary Decoder Question : Is this active-HIGH or active-LOW output? Decoder

Company LOGO Example: Seven Segment Decoder A seven segment decoder has 4-bit BCD input and the seven segment display code as its output: In minimizing the circuits for the segment outputs all non- decimal input combinations (1010, 1011, 1100,1101, 1110, 1111) are taken as don’t-cares D C B A a b c d e f g don’t care inputs -- Decoder

Company LOGO Multiplexers (MUX)  MUX is a device that allows digital information from several sources to be routed onto a single line for transmission  It is made up of several data- input lines and a single output line. It also has data-select inputs which permits digital data on any one of the inputs to be switched to the output line.  MUX is also known as data selectors Logic symbol for a 4-input multiplexer (4:1 MUX) n select inputs 1 data output 2 n data inputs

Company LOGO 2:1 MUX Logic circuit Truth-table Multiplexers (MUX)

Company LOGO DATA-SELECT INPUTS INPUT SELECTED S0S0 S1S1 00D0D0 01D1D1 10D2D2 11D3D3 If a binary 0 (S 0 =0 and S 1 =0) is applied to the data-select lines, the data on input D 0 appear on the data-output line 2 data-select lines means that any one of the 4 data-input lines can be selected 4-to-1 MUX S0S0 Z D1D1 D0D0 S1S1 D3D3 D2D2 D0D0 D1D1 D2D2 D3D3 S1S1 S0S0 Z 4:1 MUX Multiplexers (MUX)

Company LOGO Total expression for the data output is: Logic diagram for 4:1 MUX 4:1 MUX Multiplexers (MUX)

Company LOGO Question 3: Construct an 8:1 multiplexer using block diagram. 8 input lines means there must be 3 data select lines. Multiplexers (MUX)

Company LOGO Demultiplexers (DEMUX)  DEMUX reverse the multiplexing functions  It takes digital information from one line and distributes it to a given number of output lines  DEMUX is also known as data distributor 1-line to 4-line DEMUX 1 data input n select inputs 2 n data outputs

Company LOGO 1:4 DEMUX Demultiplexers (DEMUX)

Company LOGO Question 4: Construct a 1:4 DEMUX using block diagram. Show the equivalent Truth-Table. 1-4 DEMUX S 0 I 0 Q 1 Q 0 S 1 Q 3 Q S 0 I 0 Q 1 Q 0 S 1 Q 3 Q 2 S0S0 S1S1 Q0 Q1 I 0 Q2 Q3 S1S0I1Q3Q2Q1Q Truth-table Block diagram Logic circuit Demultiplexers (DEMUX) END