February 17-18, 2010 R&D ERL Z EYNEP A LTINBAS R&D ERL M ACHINE P ROTECTION S YSTEM Z EYNEP A LTINBAS February 17-18, 2010 M ACHINE P ROTECTION S YSTEM.

Slides:



Advertisements
Similar presentations
Operating System.
Advertisements

1. 2 LabVIEW for FRC Doug Norman National Instruments January 6, 2012.
Elements of a Microprocessor system Central processing unit. This performs the arithmetic and logical operations, such as add/subtract, multiply/divide,
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
26-Sep-11 1 New xTCA Developments at SLAC CERN xTCA for Physics Interest Group Sept 26, 2011 Ray Larsen SLAC National Accelerator Laboratory New xTCA Developments.
Gelu M. Nita NJIT. Noise Diode Control Day/Night Attn. Ctrl. Solar Burst Attn. Ctrl. V/H RF Power Out Attn. Ctrl. Temperature Sensors.
Intro to CompactRIO – Oregon State University Matt Spiegelberg Field Sales Engineer Oregon / SW Washington 1.
Attacks on Three Tank System Three Tank System Testing Model-Based Security Features Experimental Platform for Model-Based Design of Embedded Systems Matt.
Department of Electrical and Computer Engineering Texas A&M University College Station, TX Abstract 4-Level Elevator Controller Lessons Learned.
Configurable System-on-Chip: Xilinx EDK
Copyright Arshi Khan1 System Programming Instructor Arshi Khan.
February 17-18, 2010 R&D ERL James Jamilkowski R&D ERL Controls Larry Hoff James Jamilkowski February 17-18, 2010 Controls.
Diagnostics and Controls K. Gajewski ESS Spoke RF Source Accelerator Internal Review.
LabView Users Group Meeting June 20 th, 2006 Process Control Using Compact Field Point/Labview Real-time Michael Tockstein Microelectronics Technology.
SIMATIC New Generation Controllers S7-1200
Moore’s Law and Modular Instrument Technology Speaker/Author:Paul Packebush Senior Group Manager Corporate Metrology, R&D National Instruments N.
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
Operator Panel and Programmable Logic Controller.
Page 1 ADAM-6000 Web-enabled Smart I/O Γιάννης Στάβαρης Technical Manager Ιούνιος 26, 2007.
Operating System. Architecture of Computer System Hardware Operating System (OS) Programming Language (e.g. PASCAL) Application Programs (e.g. WORD, EXCEL)
Add on cards. Also known as Expansion card or interface adapter. It can be inserted into an expansion slot of a motherboard to add functionality to a.
Schutzvermerk nach DIN 34 beachten XC200 Hardware Overview.
CS 1308 Computer Literacy and the Internet. Introduction  Von Neumann computer  “Naked machine”  Hardware without any helpful user-oriented features.
CISC105 General Computer Science Class 1 – 6/5/2006.
Computer Architecture Lecture 8 by Engineer A. Lecturer Aymen Hasan AlAwady 30/12/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Intro to Architecture – Page 1 of 22CSCI 4717 – Computer Architecture CSCI 4717/5717 Computer Architecture Topic: Introduction Reading: Chapter 1.
Memory Layout and SLC500™ System Addresses. Processor Memory Division An SLC 500 processor's memory is divided into two storage areas. Like two drawers.
Running EPICS on NI CompactRIO Initial Experience Eric Björklund (LA-UR )
INVITATION TO COMPUTER SCIENCE, JAVA VERSION, THIRD EDITION Chapter 6: An Introduction to System Software and Virtual Machines.
Disc Thickness Measurement System. NI Based Measurement System NI Channel, 100 kS/s, 16-bit, ±10 V Simultaneous Sampling Analog Input Module.
Windows NT Operating System. Windows NT Models Layered Model Client/Server Model Object Model Symmetric Multiprocessing.
Final Review of ITER PBS 45 CODAC – PART 1 – 14 th, 15 th and 16 th of January CadarachePage 1 FINAL DESIGN REVIEW OF ITER PBS 45 CODAC – PART 1.
CE Operating Systems Lecture 3 Overview of OS functions and structure.
September 19-20, 2007 A.Zaltsman EBIS RF Systems RF System Overview Alex Zaltsman September 19-20, 2007 DOE Annual Review.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
Chapter 1 Computer Abstractions and Technology. Chapter 1 — Computer Abstractions and Technology — 2 The Computer Revolution Progress in computer technology.
SOC Consortium Course Material Core Peripherals National Taiwan University Adopted from National Chiao-Tung University IP Core Design.
A configurable Interlock System for RF- Stations at XFEL M.Penno, T. Grevsmühl, H.Leich, A. Kretzschmann W.Köhler, B. Petrosyan, G.Trowitzsch, R.Wenndorff.
1. EPICS IOC on CompactRIO EPICS Collaboration Meeting Fall 2011.
CPSC 171 Introduction to Computer Science System Software and Virtual Machines.
A cost efficient solution for TFT systems with low end CPU.
Welcome to the world of ARM. COURSE CONTENT Module 1: Introduction  Introduction of ARM Processors  Evolution of ARM  32 - bit Programming Module 2:
Connecting EPICS with Easily Reconfigurable I/O Hardware EPICS Collaboration Meeting Fall 2011.
1. LabVIEW and EPICS Workshop EPICS Collaboration Meeting Fall 2011.
October, 2009 Controls System Kevin Brown/Brian Oerter October, 2009 Internal Review.
Hardware Introduction – Standard vs Q.i
UClinux console (HyperTerminal) Memec V2MB1000 prototyping board running uClinux on embedded Xilinx® MicroBlaze™ processor Development system with Xilinx.
Photovoltaic Power System Monitor Josh Stone Ryan Mann Art Barnes Austin Fisher.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
Connecting LabVIEW to EPICS network
Interrupt driven I/O Computer Organization and Assembly Language: Module 12.
THE WINDOWS OPERATING SYSTEM Computer Basics 1.2.
What is O.S Introduction to an Operating System OS Done by: Hani Al-Mohair.
Project X RD&D Plan Controls Jim Patrick AAC Meeting February 3, 2009.
L ECTURE -6 Topics: Introduction to Operating system. Functions of an Operating system. Classification of Operating systems.
PROPRIETARY INFORMATION - © 2015 WOODWARD, INC. PAGE 1 HighPROTEC-2 MRI4-2 Feeder Relay Sales presentation 2015/08/10.
Page 1 NeSSI II - A Platform for Micro-Analytical Devices Sensor Actuator Manager (SAM) Controller Considerations And Specification Identification CPAC.
Machine Protection Systems (MPS) Arden Warner, and Jim Steimel Project X Machine Advisory Committee March 18-19, 2013.
An overview of I&C Systems in APR 1400 Parvaiz Ahmed Khand December 28, 2007.
Using COTS Hardware with EPICS Through LabVIEW – A Status Report EPICS Collaboration Meeting Fall 2011.
Scalable Readout System Data Acquisition using LabVIEW Riccardo de Asmundis INFN Napoli [Certified LabVIEW Developer]
PLC based Interlock Workshop CIS Team February 2016 ITER Central Interlock System Fast Interlock Controller.
LabVIEW EPICS Client I/O Server
An Overall Structure of the PANDA Hydrogen Targets Slow Control
MOBILE DEVICE OPERATING SYSTEM
RF Local Protection System
 Is a machine that is able to take information (input), do some work on (process), and to make new information (output) COMPUTER.
Introduction to AltaAPI™
Presentation transcript:

February 17-18, 2010 R&D ERL Z EYNEP A LTINBAS R&D ERL M ACHINE P ROTECTION S YSTEM Z EYNEP A LTINBAS February 17-18, 2010 M ACHINE P ROTECTION S YSTEM

February 17-18, 2010 R&D ERL Z EYNEP A LTINBAS S YSTEM O VERVIEW The Machine Protection System (MPS) prevents damage to hardware by generating interlocks: –Primarily protects the 50 kW and 1MW RF Systems as well as the 5-cell cavity –Upon fault, an interlock is generated in less than 5 µs –Fail-safe input states –Faults are latched and time-stamped 2

February 17-18, 2010 R&D ERL Z EYNEP A LTINBAS S YSTEM O VERVIEW OF E XISTING E LEMENTS 3 E THERNET S HUT - DOWN IS PERFORMED BY C RITICAL S UB -S YSTEMS

February 17-18, 2010 R&D ERL Z EYNEP A LTINBAS S YSTEM C OMPONENTS Hardware –8-slot chassis with an integrated RT processor (VxWorks OS) –2M-gate Xilinx FPGA –256MB non-volatile memory –Hot-swappable I/O modules with response times as fast as 100ns CompactRIO chassis: I/O Module: ″ 3.44″ 3.50″ 2.75″

February 17-18, 2010 R&D ERL Z EYNEP A LTINBAS S YSTEM C OMPONENTS CompactRIO Architecture 5

February 17-18, 2010 R&D ERL Z EYNEP A LTINBAS S YSTEM C OMPONENTS Software –Graphic based language: LabView (LV) –CompactRIO requires LV 8.5 or higher & LV RT and FPGA software modules –How the architecture works: 6 Properties of MPS Software: –High level input = Fault –All faults are latched –Time of fault is recorded using a 32-bit tick counter (µs time-stamp) –Faults are cleared only via a software (user) reset –Inputs can be masked –Communicates with the ERL main server

February 17-18, 2010 R&D ERL Z EYNEP A LTINBAS E XISTING S YSTEM MPS for Cold Emission Test (CET) –3 I/O modules (TTL, 24V and Relay) –9 Sub-system inputs, 5 outputs –MPS interface on C-AD Controls page –Critical sub-system status is displayed –System response time = ~3-4 µs –All operating features are tested successfully 7

February 17-18, 2010 R&D ERL Z EYNEP A LTINBAS S UMMARY Protects the 50 kW & 1 MW RF Systems and the 5-cell cavity Uses a commercial development platform produced by National Instruments Can run as a stand-alone unit (no network connection is necessary to run) Provides expandability Response time on a microsecond scale (~ 3-4 µs) 8