High-Performance Global Routing with Fast Overflow Reduction Huang-Yu Chen, Chin-Hsiung Hsu, and Yao-Wen Chang National Taiwan University Taiwan.

Slides:



Advertisements
Similar presentations
Porosity Aware Buffered Steiner Tree Construction C. Alpert G. Gandham S. Quay IBM Corp M. Hrkic Univ Illinois Chicago J. Hu Texas A&M Univ.
Advertisements

Optimization of Placement Solutions for Routability Wen-Hao Liu, Cheng-Kok Koh, and Yih-Lang Li DAC’13.
Wen-Hao Liu1, Yih-Lang Li, and Cheng-Kok Koh Department of Computer Science, National Chiao-Tung University School of Electrical and Computer Engineering,
3D-STAF: Scalable Temperature and Leakage Aware Floorplanning for Three-Dimensional Integrated Circuits Pingqiang Zhou, Yuchun Ma, Zhouyuan Li, Robert.
Meng-Kai Hsu, Sheng Chou, Tzu-Hen Lin, and Yao-Wen Chang Electronics Engineering, National Taiwan University Routability Driven Analytical Placement for.
Ripple: An Effective Routability-Driven Placer by Iterative Cell Movement Xu He, Tao Huang, Linfu Xiao, Haitong Tian, Guxin Cui and Evangeline F.Y. Young.
EXPLORING HIGH THROUGHPUT COMPUTING PARADIGM FOR GLOBAL ROUTING Yiding Han, Dean Michael Ancajas, Koushik Chakraborty, and Sanghamitra Roy Electrical and.
National Tsing Hua University Po-Yang Hsu,Hsien-Te Chen,
Paul Falkenstern and Yuan Xie Yao-Wen Chang Yu Wang Three-Dimensional Integrated Circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis ASPDAC’10.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
FastPlace: Efficient Analytical Placement using Cell Shifting, Iterative Local Refinement and a Hybrid Net Model FastPlace: Efficient Analytical Placement.
An ILP-based Automatic Bus Planner for Dense PCBs P. C. Wu, Q. Ma and M. D. F. Wong Department of Electrical and Computer Engineering, University of Illinois.
Michae; D.Moffitt ASP-DAC  Introduction  Algorithms  Experimental results  Conclusions.
MCFRoute: A Detailed Router Based on Multi- Commodity Flow Method Xiaotao Jia, Yici Cai, Qiang Zhou, Gang Chen, Zhuoyuan Li, Zuowei Li.
International Conference on Computer-Aided Design San Jose, CA Nov. 2001ER UCLA UCLA 1 Congestion Reduction During Placement Based on Integer Programming.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
1 BoxRouter: A New Global Router Based on Box Expansion and Progressive ILP Minsik Cho and David Z. Pan ECE Dept. Univ. of Texas at Austin DAC 2006, July.
Stability and Scalability in Global Routing S. K. Han 1, K. Jeong 1, A. B. Kahng 1,2 and J. Lu 2 1 ECE Department, UC San Diego 2 CSE Department, UC San.
Fast and Area-Efficient Phase Conflict Detection and Correction in Standard-Cell Layouts Charles Chiang, Synopsys Andrew B. Kahng, UC San Diego Subarna.
Accurate Pseudo-Constructive Wirelength and Congestion Estimation Andrew B. Kahng, UCSD CSE and ECE Depts., La Jolla Xu Xu, UCSD CSE Dept., La Jolla Supported.
Triple Patterning Aware Detailed Placement With Constrained Pattern Assignment Haitong Tian, Yuelin Du, Hongbo Zhang, Zigang Xiao, Martin D.F. Wong.
A Resource-level Parallel Approach for Global-routing-based Routing Congestion Estimation and a Method to Quantify Estimation Accuracy Wen-Hao Liu, Zhen-Yu.
Metal Layer Planning for Silicon Interposers with Consideration of Routability and Manufacturing Cost W. Liu, T. Chien and T. Wang Department of CS, NTHU,
POLAR 2.0: An Effective Routability-Driven Placer Chris Chu Tao Lin.
StaticRoute: A novel router for the dynamic partial reconfiguration of FPGAs Brahim Al Farisi, Karel Bruneel, Dirk Stroobandt 2/9/2013.
WISCAD – VLSI Design Automation GRIP: Scalable 3-D Global Routing using Integer Programming Tai-Hsuan Wu, Azadeh Davoodi Department of Electrical and Computer.
Chih-Hung Lin, Kai-Cheng Wei VLSI CAD 2008
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
Area-I/O Flip-Chip Routing for Chip-Package Co-Design Progress Report 方家偉、張耀文、何冠賢 The Electronic Design Automation Laboratory Graduate Institute of Electronics.
Authors: Jia-Wei Fang,Chin-Hsiung Hsu,and Yao-Wen Chang DAC 2007 speaker: sheng yi An Integer Linear Programming Based Routing Algorithm for Flip-Chip.
Novel Wire Density Driven Full-Chip Routing for CMP Variation Control Huang-Yu Chen †, Szu-Jui Chou †, Sheng-Lung Wang ‡, and Yao-Wen Chang † † National.
A Parallel Integer Programming Approach to Global Routing Tai-Hsuan Wu, Azadeh Davoodi Department of Electrical and Computer Engineering Jeffrey Linderoth.
CRISP: Congestion Reduction by Iterated Spreading during Placement Jarrod A. Roy†‡, Natarajan Viswanathan‡, Gi-Joon Nam‡, Charles J. Alpert‡ and Igor L.
Global Routing.
Etron Project: Placement and Routing for Chip-Package-Board Co-Design
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
Wen-Hao Liu 1, Yih-Lang Li 1, and Kai-Yuan Chao 2 1 Department of Computer Science, National Chiao-Tung University, Hsin-Chu, Taiwan 2 Intel Architecture.
March 20, 2007 ISPD An Effective Clustering Algorithm for Mixed-size Placement Jianhua Li, Laleh Behjat, and Jie Huang Jianhua Li, Laleh Behjat,
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 EECS 527 Paper Presentation High-Performance.
Archer: A History-Driven Global Routing Algorithm Mustafa Ozdal Intel Corporation Martin D. F. Wong Univ. of Illinois at Urbana-Champaign Mustafa Ozdal.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
Efficient Multi-Layer Obstacle- Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Shih-Lun Huang, Kai-Chi Hsu,Meng-Xiang Li, Yao-Wen Chang.
NTUEE 1 Coupling-Constrained Dummy Fill for Density Gradient Minimization Huang-Yu Chen 1, Szu-Jui Chou 2, and Yao-Wen Chang 1 1 National Taiwan University,
Jason Cong‡†, Guojie Luo*†, Kalliopi Tsota‡, and Bingjun Xiao‡ ‡Computer Science Department, University of California, Los Angeles, USA *School of Electrical.
Ping-Hung Yuh, Chia-Lin Yang, and Yao-Wen Chang
IO CONNECTION ASSIGNMENT AND RDL ROUTING FOR FLIP-CHIP DESIGNS Jin-Tai Yan, Zhi-Wei Chen 1 ASPDAC.2009.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 6: Detailed Routing © KLMH Lienig 1 What Makes a Design Difficult to Route Charles.
GLARE: Global and Local Wiring Aware Routability Evaluation Yaoguang Wei1, Cliff Sze, Natarajan Viswanathan, Zhuo Li, Charles J. Alpert, Lakshmi Reddy,
ARCHER:A HISTORY-DRIVEN GLOBAL ROUTING ALGORITHM Muhammet Mustafa Ozdal, Martin D. F. Wong ICCAD ’ 07.
Huang-Yu Chen †, Mei-Fang Chiang †, Yao-Wen Chang † Lumdo Chen ‡, and Brian Han ‡ Novel Full-Chip Gridless Routing Considering Double-Via Insertion † The.
1 Efficient Obstacle-Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Szu-Yu Chen, Chi-Feng Li, Yao-Wen Chang, Chia-Lin Yang National Taiwan.
A SAT-Based Routing Algorithm for Cross-Referencing Biochips Ping-Hung Yuh 1, Cliff Chiung-Yu Lin 2, Tsung- Wei Huang 3, Tsung-Yi Ho 3, Chia-Lin Yang 4,
1 ER UCLA ISPD: Sonoma County, CA, April, 2001 An Exact Algorithm for Coupling-Free Routing Ryan Kastner, Elaheh Bozorgzadeh,Majid Sarrafzadeh.
Po-Wei Lee, Chung-Wei Lin, Yao-Wen Chang, Chin-Fang Shen, Wei-Chih Tseng NTU &Synopsys An Efficient Pre-assignment Routing Algorithm for Flip-Chip Designs.
An Efficient Linear Time Triple Patterning Solver Haitong Tian Hongbo Zhang Zigang Xiao Martin D.F. Wong ASP-DAC’15.
1 A Min-Cost Flow Based Detailed Router for FPGAs Seokjin Lee *, Yongseok Cheon *, D. F. Wong + * The University of Texas at Austin + University of Illinois.
ILP-Based Inter-Die Routing for 3D ICs Chia-Jen Chang, Pao-Jen Huang, Tai-Chen Chen, and Chien-Nan Jimmy Liu Department of Electrical Engineering, National.
Chin-Hsiung Hsu, Yao-Wen Chang, and Sani Rechard Nassif From ICCAD09.
Maze Routing Algorithms with Exact Matching Constraints for Analog and Mixed Signal Designs M. M. Ozdal and R. F. Hentschke Intel Corporation ICCAD 2012.
BOB-Router: A New Buffering-Aware Global Router with Over-the-Block Routing Resources Yilin Zhang1, Salim Chowdhury2 and David Z. Pan1 1 Department of.
1 NTUplace: A Partitioning Based Placement Algorithm for Large-Scale Designs Tung-Chieh Chen 1, Tien-Chang Hsu 1, Zhe-Wei Jiang 1, and Yao-Wen Chang 1,2.
System in Package and Chip-Package-Board Co-Design
Congestion Analysis for Global Routing via Integer Programming Hamid Shojaei, Azadeh Davoodi, and Jeffrey Linderoth* Department of Electrical and Computer.
FPGA Routing Pathfinder [Ebeling, et al., 1995] Introduced negotiated congestion During each routing iteration, route nets using shortest.
A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design Jingyu Xu, Xianlong Hong, Tong Jing, Yici.
1 Double-Patterning Aware DSA Template Guided Cut Redistribution for Advanced 1-D Gridded Designs Zhi-Wen Lin and Yao-Wen Chang National Taiwan University.
2 University of California, Los Angeles
Routing Algorithms.
Under a Concurrent and Hierarchical Scheme
Presentation transcript:

High-Performance Global Routing with Fast Overflow Reduction Huang-Yu Chen, Chin-Hsiung Hsu, and Yao-Wen Chang National Taiwan University Taiwan

2 Outline  Introduction  Preliminary  Routing flow of NTUgr  Multiple forbidden-regions expansion  Critical nets rerouting selection  Look-ahead historical cost increment  Experimental results  Conclusions

3 Outline  Introduction  Preliminary  Routing flow of NTUgr  Multiple forbidden-regions expansion  Critical nets rerouting selection  Look-ahead historical cost increment  Experimental results  Conclusions

4 Global Routing Problem  Global routing  Global routing is the first stage to tackle modern VLSI routing challenges  Connect pins of each net in the global routing graph: global tile node  A global tile node represents a tile (global cell) global edge  A global edge models the relationship between adjacent tiles  Overflow of a global edge: the amount of routing demand that exceeds the given capacity Tile Tile boundary Global tile node Global edge

5 Objectives of Global Routing  Major objectives:  minimize the total overflow  minimize the maximum overflow  Minor objectives:  minimize the total wirelength  minimize running time

6 Outline  Introduction  Preliminary  Routing flow of NTUgr  Multiple forbidden-regions expansion  Critical nets rerouting selection  Look-ahead historical cost increment  Experimental results  Conclusions

7 State-of-the-art Global Routers  Archer [ICCAD’07]  BoxRouter [ICCAD’07]  FastRoute [ICCAD’06, ASPDAC’07, TCAD’08]  FGR [ICCAD’07]  NTHU-Route [ASPDAC’08, ICCAD’08] INR  Those routers adopt INR (Iteratively Negotiation-based Rip-up/rerouting) to effectively reduce overflows

8 INR (Iteratively Negotiation-based Rip-up/rerouting)  Proposed in PathFinder [McMurchie and Ebeling, FPGA’95]  Spreads the congested wires iteratively  At the (i)-th iteration, the cost of a global edge e:  b e : base cost of using e,  p e : # of nets passing e,  h e (i) : historical cost on e,  INR may get stuck as the number of iterations increases [Ozdal, ICCAD’07] [Gao et al., ASPDAC’08]

9 Contributions  NTUgr  NTUgr --- a high-quality global router  The 2 nd place of ISPD 2008 Global Routing Contest 3D Benchmark 3D  2D capacity mapping Enhanced 2D routing 2D  3D layer assignment 3D routing result Prerouting Initial Routing Iterative Forbidden-region Rip-up/rerouting (IFR)

10 Outline  Introduction  Preliminary  Routing flow of NTUgr  Multiple forbidden-regions expansion  Critical nets rerouting selection  Look-ahead historical cost increment  Experimental results  Conclusions

11 The Routing Flow 3D Benchmark 3D  2D capacity mapping Enhanced 2D routing 2D  3D layer assignment 3D routing result PreroutingPrerouting Initial Routing Iterative Forbidden-region Rip-up/rerouting (IFR)

12 Prerouting 1.Congestion-hotspot historical cost pre-increment  Identify the high-pin-density tiles (#pin exceeds total tile capacity)  Increase the historical cost lying around these tiles by 10 To avoid other nets passing through these congested tiles 2.Small bounding-box area routing  Route the less-flexibility nets with smaller bounding-box area Prerouting of newblue3 (49.22% routed nets, overflows)

13 The Routing Flow 3D Benchmark 3D  2D capacity mapping Enhanced 2D routing 2D  3D layer assignment 3D routing result Prerouting Initial Routing Iterative Forbidden-region Rip-up/rerouting (IFR)

14 Initial Routing  The first stage completing all nets in the whole chip iterative monotonic routing  Apply iterative monotonic routing until the overflow improvement is less than 5%, cf. the previous iteration Initial routing of newblue3 (100% routed nets, overflows)

15 The Routing Flow 3D Benchmark 3D  2D capacity mapping Enhanced 2D routing 2D  3D layer assignment 3D routing result Prerouting Initial Routing Iterative Forbidden-region Rip-up/rerouting (IFR)

16  An enhanced flow over the traditional INR  Perform iteratively until no overflow or timeout Iterative Forbidden-region Rip-up/rerouting (IFR) Critical nets rerouting selection Look-ahead historical cost increment Multiple forbidden regions expansion No overflow or timeout No overflow or timeout N Y IFR:

17 Outline  Introduction  Preliminary  Routing flow of NTUgr  Multiple forbidden-regions expansion  Critical nets rerouting selection  Look-ahead historical cost increment  Experimental results  Conclusions

18 forbidden regions  At each iteration of IFR, new forbidden regions are constructed from the most congested regions  Initially contains two adjacent tiles w.r.t. the most congested edge  Expand the region until the average congestion of each boundary is smaller than a threshold (overlap is allowed)  Apply a special cost metric for nets in forbidden regions  Introducing new overflows within these regions is almost forbidden by incurring a large penalty Multiple Forbidden-Regions Construction Forbidden-region routing of adaptec5

19 Cost Considering Forbidden Regions  The cost function of a global edge e: (penalized base cost of e)

20 Region Propagation Leveling  Applied when # of overflows stops decreasing (get stuck at the local optima)  Stop creating new forbidden regions  Expand all forbidden regions at the previous iteration simultaneously Forbidden-region routing of bigblue3 (i)-th iteration(i+1)-th iteration(i+2)-th iterationfinal iteration

21 Final Expansion of Forbidden Regions  Applied when # of overflows < 0.5% of initial overflow  Expand the forbidden region to the whole routing graph to quickly reduce the remaining overflows IFR w/ final expansion IFR w/o final expansion Traditional INR Overflow reduction of adaptec5

22 Comparisons of Congested Regions BoxRouterNTHU-Route 1.0NTUgr (Ours) TerminologyBoxCongested regionForbidden region ShapeRectangular Rectilinear # of regionsSingle boxSingle regionMultiple regions Objective Performing progressive ILP Selecting rerouting nets Performing different cost functions Simultaneous expansion No Yes

23 Outline  Introduction  Preliminary  Routing flow of NTUgr  Multiple forbidden-regions expansion  Critical nets rerouting selection  Look-ahead historical cost increment  Experimental results  Conclusions

24 Critical Nets Rerouting Selection  To speed up the rip-up/rerouting process critical nets  Only rip-up/reroute the critical nets in each iteration  The critical nets are those nets with overflows or small remaining capacity:

25 Outline  Introduction  Preliminary  Routing flow of NTUgr  Multiple forbidden-regions expansion  Critical nets rerouting selection  Look-ahead historical cost increment  Experimental results  Conclusions

26 near-overflow global edges  For the near-overflow global edges (those edges would have overflow if more N demands are added), increase their historical cost in advance  Setting N = 1 in NTUgr results in better quality and with about 2x runtime speedup Look-Ahead Historical Cost Increment

27 Outline  Introduction  Preliminary  Routing flow of NTUgr  Multiple forbidden-regions expansion  Critical nets rerouting selection  Look-ahead historical cost increment  Experimental results  Conclusions

28 Results on ISPD’08 Benchmarks  Compared with the winners of ISPD’08 global routing contest  Runtime is averagely the same with NTHU-Route 2.0 (for the ten overflow-free cases for the three routers)  Overflow is better than FastRoute 3.0 The best solution in the literature!

29 Effects of Look-Ahead Historical Cost Increment  Achieved 1.94x speed up and better overflow reduction with similar total wirelength

30 Outline  Introduction  Preliminary  Routing flow of NTUgr  Multiple forbidden-regions expansion  Critical nets rerouting selection  Look-ahead historical cost increment  Experimental results  Conclusions

31 Conclusions  NTUgr--- a high-quality global router for overflow reduction 1.Prerouting  Congestion-hotspot historical cost pre-increment  Small bounding-box area routing 2.Initial iterative monotonic routing 3.Iterative forbidden-region rip-up/rerouting (IFR)  Multiple forbidden-regions expansion  Look-ahead historical cost increment  Critical nets rerouting selection  Have achieved good results in terms of both overflow and runtime for the new ISPD’08 benchmarks

32 Conclusions and Future Work  A dummy fill algorithm considering both gradient minimization and coupling constraints  Achieve more balanced metal density distribution with fewer dummy features and an acceptable timing overhead  Future work: integration of gradient minimization and coupling constraints  Simultaneously minimize the gradient and the coupling capacitance Thank You! Huang-Yu Chen