Synthesis of Communication Schedules for TTEthernet-based Mixed-Criticality Systems Domițian Tămaș-Selicean 1, Paul Pop 1 and Wilfried Steiner 2 1 Technical.

Slides:



Advertisements
Similar presentations
© 2004 Wayne Wolf Topics Task-level partitioning. Hardware/software partitioning.  Bus-based systems.
Advertisements

Domițian Tămaș-Selicean
Copyright © 2009, TTTech Computertechnik AG. All rights reserved; may be published with permission by MAPLD 2009 Reliable Synchronization.
1 CNPA B Nasser S. Abouzakhar Queuing Disciplines Week 8 – Lecture 2 16 th November, 2009.
Congestion Control Reasons: - too many packets in the network and not enough buffer space S = rate at which packets are generated R = rate at which receivers.
REAL-TIME COMMUNICATION ANALYSIS FOR NOCS WITH WORMHOLE SWITCHING Presented by Sina Gholamian, 1 09/11/2011.
Abhay.K.Parekh and Robert G.Gallager Laboratory for Information and Decision Systems Massachusetts Institute of Technology IEEE INFOCOM 1992.
1 of 14 1 /23 Flexibility Driven Scheduling and Mapping for Distributed Real-Time Systems Paul Pop, Petru Eles, Zebo Peng Department of Computer and Information.
Towards Feasibility Region Calculus: An End-to-end Schedulability Analysis of Real- Time Multistage Execution William Hawkins and Tarek Abdelzaher Presented.
Abhijit Davare 1, Qi Zhu 1, Marco Di Natale 2, Claudio Pinello 3, Sri Kanajan 2, Alberto Sangiovanni-Vincentelli 1 1 University of California, Berkeley.
Worst-case Fair Weighted Fair Queueing (WF²Q) by Jon C.R. Bennett & Hui Zhang Presented by Vitali Greenberg.
End-to-End Analysis of Distributed Video-on-Demand Systems Padmavathi Mundur, Robert Simon, and Arun K. Sood IEEE Transactions on Multimedia, February.
Bogdan Tanasa, Unmesh D. Bordoloi, Petru Eles, Zebo Peng Department of Computer and Information Science, Linkoping University, Sweden December 3, 2010.
1 of 30 June 14, 2000 Scheduling and Communication Synthesis for Distributed Real-Time Systems Paul Pop Department of Computer and Information Science.
Service Disciplines for Guaranteed Performance Service Hui Zhang, “Service Disciplines for Guaranteed Performance Service in Packet-Switching Networks,”
Ncue-csie1 A QoS Guaranteed Multipolling Scheme for Voice Traffic in IEEE Wireless LANs Der-Jiunn Deng 、 Chong-Shuo Fan 、 Chao-Yang Lin Speaker:
1 of 14 1/15 Schedulability Analysis and Optimization for the Synthesis of Multi-Cluster Distributed Embedded Systems Paul Pop, Petru Eles, Zebo Peng Embedded.
Katz, Stoica F04 EECS 122: Introduction to Computer Networks Packet Scheduling and QoS Computer Science Division Department of Electrical Engineering and.
Scheduling with Optimized Communication for Time-Triggered Embedded Systems Slide 1 Scheduling with Optimized Communication for Time-Triggered Embedded.
1 of 16 March 30, 2000 Bus Access Optimization for Distributed Embedded Systems Based on Schedulability Analysis Paul Pop, Petru Eles, Zebo Peng Department.
1 Oct 2, 2003 Design Optimization of Mixed Time/Event-Triggered Distributed Embedded Systems Traian Pop, Petru Eles, Zebo Peng Embedded Systems Laboratory.
1 of 14 1 Analysis and Synthesis of Communication-Intensive Heterogeneous Real-Time Systems Paul Pop Computer and Information Science Dept. Linköpings.
1 Lecture 24: Interconnection Networks Topics: communication latency, centralized and decentralized switches (Sections 8.1 – 8.5)
1 of 14 1/15 Design Optimization of Multi-Cluster Embedded Systems for Real-Time Applications Paul Pop, Petru Eles, Zebo Peng, Viaceslav Izosimov Embedded.
University Of Maryland1 A Study Of Cyclone Technology.
1 of 14 1 / 18 An Approach to Incremental Design of Distributed Embedded Systems Paul Pop, Petru Eles, Traian Pop, Zebo Peng Department of Computer and.
A Tool for Describing and Evaluating Hierarchical Real-Time Bus Scheduling Policies Author: Trevor Meyerowitz, Claudio Pinello, Alberto DAC2003, June 24,2003.
Connecting LANs, Backbone Networks, and Virtual LANs
Tradeoff Analysis for Dependable Real-Time Embedded Systems during the Early Design Phases Junhe Gan.
Distributed Quality-of-Service Routing of Best Constrained Shortest Paths. Abdelhamid MELLOUK, Said HOCEINI, Farid BAGUENINE, Mustapha CHEURFA Computers.
A Generalized Processor Sharing Approach to Flow Control in Integrated Services Networks: The Single-Node Case Abhay K. Parekh, Member, IEEE, and Robert.
Analysis Methods for Mixed-Criticality Applications on TTEthernet-based Distributed Architectures Sorin Ovidiu Marinescu Technical University of Denmark.
QoS Support in High-Speed, Wormhole Routing Networks Mario Gerla, B. Kannan, Bruce Kwan, Prasasth Palanti,Simon Walton.
ARMADA Middleware and Communication Services T. ABDELZAHER, M. BJORKLUND, S. DAWSON, W.-C. FENG, F. JAHANIAN, S. JOHNSON, P. MARRON, A. MEHRA, T. MITTON,
Computer Networks Performance Metrics. Performance Metrics Outline Generic Performance Metrics Network performance Measures Components of Hop and End-to-End.
Sami Al-wakeel 1 Data Transmission and Computer Networks The Switching Networks.
1 of 14 1/15 Synthesis-driven Derivation of Process Graphs from Functional Blocks for Time-Triggered Embedded Systems Master thesis Student: Ghennadii.
CCNA 3 Week 4 Switching Concepts. Copyright © 2005 University of Bolton Introduction Lan design has moved away from using shared media, hubs and repeaters.
1 © 2003, Cisco Systems, Inc. All rights reserved. CCNA 3 v3.0 Module 4 Switching Concepts.
A Forward end-to-end delays Analysis for packet switched networks Georges Kemayo, Frédéric Ridouard, Henri Bauer, Pascal Richard LIAS, Université de Poitiers,
Analysis and Optimization of Mixed-Criticality Applications on Partitioned Distributed Architectures Domițian Tămaș-Selicean, Sorin Ovidiu Marinescu and.
Cisco 3 - Switching Perrine. J Page 16/4/2016 Chapter 4 Switches The performance of shared-medium Ethernet is affected by several factors: data frame broadcast.
The Fully Networked Car Geneva, 3-4 March Ethernet in Automotive applications Helge Zinner Norbert Balbierer Continental Automotive GmbH.
Packet switching network Data is divided into packets. Transfer of information as payload in data packets Packets undergo random delays & possible loss.
1 SYNTHESIS of PIPELINED SYSTEMS for the CONTEMPORANEOUS EXECUTION of PERIODIC and APERIODIC TASKS with HARD REAL-TIME CONSTRAINTS Paolo Palazzari Luca.
A Utility-based Approach to Scheduling Multimedia Streams in P2P Systems Fang Chen Computer Science Dept. University of California, Riverside
McGraw-Hill©The McGraw-Hill Companies, Inc., 2004 Connecting Devices CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL Department of Electronics and.
Deadline-based Resource Management for Information- Centric Networks Somaya Arianfar, Pasi Sarolahti, Jörg Ott Aalto University, Department of Communications.
Advantages of Time-Triggered Ethernet
McGraw-Hill©The McGraw-Hill Companies, Inc., 2004 Chapter 16 Connecting LANs, Backbone Networks, and Virtual LANs.
Introduction to Clock Tree Synthesis
Content caching and scheduling in wireless networks with elastic and inelastic traffic Group-VI 09CS CS CS30020 Performance Modelling in Computer.
Wajid Minhass, Paul Pop, Jan Madsen Technical University of Denmark
Queuing Delay 1. Access Delay Some protocols require a sender to “gain access” to the channel –The channel is shared and some time is used trying to determine.
1 of 14 1/15 Schedulability-Driven Frame Packing for Multi-Cluster Distributed Embedded Systems Paul Pop, Petru Eles, Zebo Peng Embedded Systems Lab (ESLAB)
Timing Analysis of Rate Constrained Traffic for the TTEthernet Communication Protocol Domițian Tămaș-Selicean 1, Paul Pop 1 and Wilfried Steiner 2 1 Technical.
CCNA3 Module 4 Brierley Module 4. CCNA3 Module 4 Brierley Topics LAN congestion and its effect on network performance Advantages of LAN segmentation in.
Virtual-Channel Flow Control William J. Dally
Task Mapping and Partition Allocation for Mixed-Criticality Real-Time Systems Domițian Tămaș-Selicean and Paul Pop Technical University of Denmark.
Scheduling for QoS Management. Engineering Internet QoS2 Outline  What is Queue Management and Scheduling?  Goals of scheduling  Fairness (Conservation.
On-time Network On-Chip: Analysis and Architecture CS252 Project Presentation Dai Bui.
New Distributed QoS Control Scheme for IEEE Wireless Access Networks Xiaofeng Bai 1, Abdallah Shami 1, Khalim Amjad Meerja 1 and Chadi Assi 2 1.
Optimization of Time-Partitions for Mixed-Criticality Real-Time Distributed Embedded Systems Domițian Tămaș-Selicean and Paul Pop Technical University.
CS Spring 2009 CS 414 – Multimedia Systems Design Lecture 13 – Quality of Service Concepts(Part 2) Klara Nahrstedt Spring 2009.
A Strategy to Compute the InfiniBand Arbitration Tables
Youngstown State University Cisco Regional Academy
Fault and Energy Aware Communication Mapping with Guaranteed Latency for Applications Implemented on NoC Sorin Manolache, Petru Eles, Zebo Peng {sorma,
Modeling and Simulation of TTEthernet
Congestion Control Reasons:
Guaranteeing Message Latencies on Controller Area Network (CAN)
Presentation transcript:

Synthesis of Communication Schedules for TTEthernet-based Mixed-Criticality Systems Domițian Tămaș-Selicean 1, Paul Pop 1 and Wilfried Steiner 2 1 Technical University of Denmark 2 TTTech Computertechnik AG

2 Outline  Motivation  TTEthernet  ARINC 664p7 “Aircraft Data Network”  TT and RC Traffic Transmission  Problem Formulation  Motivational Example  Optimization Strategy  RC End-to-End Analysis  Experimental results  Conclusions

3 Point-to-point connection Motivation  Real time applications implemented using distributed systems PE Application A 1 -- highly critical Application A 2 -- critical Application A 3 -- non-critical Bus connection  Reduces wiring and weight  Mixed-criticality applications share the same network

4 ARINC 664 p7 “Aircraft Data Network” ES 1 ES 2 NS 1 NS 2 ES 3 ES 4  Full-Duplex Ethernet-based data network for safety-critical applications End System Network Switch

5 ARINC 664 p7 “Aircraft Data Network” ES 1 ES 2 NS 1 NS 2 ES 3 ES 4 CPU RAM ROM NIC

6 ARINC 664 p7 “Aircraft Data Network” ES 1 ES 2 NS 1 NS 2 ES 3 ES 4 NS 1 to ES 1 ES 1 to NS 1 dataflow link

7 ARINC 664 p7 “Aircraft Data Network” NS 1 NS 2 vl 2 vl 1 ES 1 τ1τ1 ES 2 τ4τ4 ES 3 τ2τ2 τ5τ5 ES 4 τ3τ3  Highly critical application A 1 : τ 1, τ 2 and τ 3  τ 1 sends message m 1 to τ 2 and τ 3  Non-critical application A 2 : τ 4 and τ 5  τ 4 sends message m 2 to τ 5 virtual link

8 ARINC 664 p7 “Aircraft Data Network” NS 1 NS 2 dp 1 vl 1 dp 2 l1l1 l2l2 l3l3 l4l4 ES 1 τ1τ1 ES 2 τ4τ4 ES 3 τ2τ2 τ5τ5 ES 4 τ3τ3 dataflow path  Highly critical application A 1 : τ 1, τ 2 and τ 3  τ 1 sends message m 1 to τ 2 and τ 3  Non-critical application A 2 : τ 4 and τ 5  τ 4 sends message m 2 to τ 5

9 ARINC 664 p7 “Aircraft Data Network”  Deterministic Event Triggered communication  Separation of traffic enforced through “bandwidth allocation”  Bandwidth Allocation Gap (BAG) – minimum time interval between two consecutive instances of a frame on a virtual link f x,1 f x,2 BAG x  Maximum bandwidth assigned to virtual link vl i BW (vl i ) = f i.size/BAG i

10 TTEthernet  ARINC 664p7 compliant  Traffic classes:  synchronized communication  Time Triggered (TT)  unsynchronized communication  Rate Constrained (RC) – ARINC 664p7 traffic class  Best Effort (BE) – no timing guarantees  Standardized as SAE AS 6802  Marketed by TTTech Computertechnik AG  Implemented by Honeywell on the NASA Orion Constellation

11 TTEthernet  Composed of clusters  Each cluster has a clock synchronization domain  Inter-cluster communication using RC traffic ES 1 ES 2 NS 1 ES 3 ES 4 ES 5 ES 6 NS 2 ES 7 ES 8 Cluster 1 Cluster 2

12 b TT Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 B 2,Tx B 1,Tx TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 TT a c d e f g h i j k l m SRSRS A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT b

13 b b TT Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 B 2,Tx B 1,Tx TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 TT a c d e f g h i j k l m SRSRS A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT a c d e f g h i j k l m Packing message m 2 into frame f 2 Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S TT S sends f 2 to NS 1 f 2 is sent on the dataflow link to NS 1 The Filtering Unit (FU) checks the frame f 2 Expected receive time specified in receive schedule S R TT R checks if f 2 arrives according to schedule Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S FU checks f 2 Store the frame into receive buffer B 2,Rx Task τ 4 reads f 2 from buffer b

14 b b TT Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 B 2,Tx B 1,Tx TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 TT a c d e f g h i j k l m SRSRS A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT a c d e f g h i j k l m Packing message m 2 into frame f 2 Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S TT S sends f 2 to NS 1 f 2 is sent on the dataflow link to NS 1 The Filtering Unit (FU) checks the frame f 2 Expected receive time specified in receive schedule S R TT R checks if f 2 arrives according to schedule Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S FU checks f 2 Store the frame into receive buffer B 2,Rx Task τ 4 reads f 2 from buffer b

15 b b TT Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 B 2,Tx B 1,Tx TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 TT a c d e f g h i j k l m SRSRS A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT a c d e f g h i j k l m Packing message m 2 into frame f 2 Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S TT S sends f 2 to NS 1 f 2 is sent on the dataflow link to NS 1 The Filtering Unit (FU) checks the frame f 2 Expected receive time specified in receive schedule S R TT R checks if f 2 arrives according to schedule Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S FU checks f 2 Store the frame into receive buffer B 2,Rx Task τ 4 reads f 2 from buffer b

16 b b TT Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 B 2,Tx B 1,Tx TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 TT a c d e f g h i j k l m SRSRS A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT a c d e f g h i j k l m Packing message m 2 into frame f 2 Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S TT S sends f 2 to NS 1 f 2 is sent on the dataflow link to NS 1 The Filtering Unit (FU) checks the frame f 2 Expected receive time specified in receive schedule S R TT R checks if f 2 arrives according to schedule Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S FU checks f 2 Store the frame into receive buffer B 2,Rx Task τ 4 reads f 2 from buffer b

17 b b TT Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 B 2,Tx B 1,Tx TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 TT a c d e f g h i j k l m SRSRS A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT a c d e f g h i j k l m Packing message m 2 into frame f 2 Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S TT S sends f 2 to NS 1 f 2 is sent on the dataflow link to NS 1 The Filtering Unit (FU) checks the frame f 2 Expected receive time specified in receive schedule S R TT R checks if f 2 arrives according to schedule Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S FU checks f 2 Store the frame into receive buffer B 2,Rx Task τ 4 reads f 2 from buffer b

18 b b TT Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 B 2,Tx B 1,Tx TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 TT a c d e f g h i j k l m SRSRS A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT a c d e f g h i j k l m Packing message m 2 into frame f 2 Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S TT S sends f 2 to NS 1 f 2 is sent on the dataflow link to NS 1 The Filtering Unit (FU) checks the frame f 2 Expected receive time specified in receive schedule S R TT R checks if f 2 arrives according to schedule Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S FU checks f 2 Store the frame into receive buffer B 2,Rx Task τ 4 reads f 2 from buffer b

19 b b TT Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 B 2,Tx B 1,Tx TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 TT a c d e f g h i j k l m SRSR S A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT a c d e f g h i j k l m Packing message m 2 into frame f 2 Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S TT S sends f 2 to NS 1 f 2 is sent on the dataflow link to NS 1 The Filtering Unit (FU) checks the frame f 2 Expected receive time specified in receive schedule S R TT R checks if f 2 arrives according to schedule Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S FU checks f 2 Store the frame into receive buffer B 2,Rx Task τ 4 reads f 2 from buffer b

20 b b TT Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 B 2,Tx B 1,Tx TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 TT a c d e f g h i j k l m SRSRS A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT a c d e f g h i j k l m Packing message m 2 into frame f 2 Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S TT S sends f 2 to NS 1 f 2 is sent on the dataflow link to NS 1 The Filtering Unit (FU) checks the frame f 2 Expected receive time specified in receive schedule S R TT R checks if f 2 arrives according to schedule Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S FU checks f 2 Store the frame into receive buffer B 2,Rx Task τ 4 reads f 2 from buffer b

21 b b TT Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 B 2,Tx B 1,Tx TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 TT a c d e f g h i j k l m SRSRS A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT a c d e f g h i j k l m Packing message m 2 into frame f 2 Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S TT S sends f 2 to NS 1 f 2 is sent on the dataflow link to NS 1 The Filtering Unit (FU) checks the frame f 2 Expected receive time specified in receive schedule S R TT R checks if f 2 arrives according to schedule Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S FU checks f 2 Store the frame into receive buffer B 2,Rx Task τ 4 reads f 2 from buffer b

22 b b TT Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 B 2,Tx B 1,Tx TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 TT a c d e f g h i j k l m SRSR S A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT a c d e f g h i j k l m Packing message m 2 into frame f 2 Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S TT S sends f 2 to NS 1 f 2 is sent on the dataflow link to NS 1 The Filtering Unit (FU) checks the frame f 2 Expected receive time specified in receive schedule S R TT R checks if f 2 arrives according to schedule Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S FU checks f 2 Store the frame into receive buffer B 2,Rx Task τ 4 reads f 2 from buffer b

23 b b TT Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 B 2,Tx B 1,Tx TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 TT a c d e f g h i j k l m SRSRS A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT a c d e f g h i j k l m Packing message m 2 into frame f 2 Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S TT S sends f 2 to NS 1 f 2 is sent on the dataflow link to NS 1 The Filtering Unit (FU) checks the frame f 2 Expected receive time specified in receive schedule S R TT R checks if f 2 arrives according to schedule Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S FU checks f 2 Store the frame into receive buffer B 2,Rx Task τ 4 reads f 2 from buffer b

24 b b TT Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 B 2,Tx B 1,Tx TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 TT a c d e f g h i j k l m SRSRS A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT a c d e f g h i j k l m Packing message m 2 into frame f 2 Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S TT S sends f 2 to NS 1 f 2 is sent on the dataflow link to NS 1 The Filtering Unit (FU) checks the frame f 2 Expected receive time specified in receive schedule S R TT R checks if f 2 arrives according to schedule Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S FU checks f 2 Store the frame into receive buffer B 2,Rx Task τ 4 reads f 2 from buffer b

25 b b TT Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 B 2,Tx B 1,Tx TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 TT a c d e f g h i j k l m SRSRS A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT a c d e f g h i j k l m Packing message m 2 into frame f 2 Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S TT S sends f 2 to NS 1 f 2 is sent on the dataflow link to NS 1 The Filtering Unit (FU) checks the frame f 2 Expected receive time specified in receive schedule S R TT R checks if f 2 arrives according to schedule Place f 2 in buffer B 1,Tx for transmission Send time specified in send schedule S S FU checks f 2 Store the frame into receive buffer B 2,Rx Task τ 4 reads f 2 from buffer b

26 RC Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 Q 1,Tx Q 2,Tx B 2,Tx B 1,Tx TR 2 TR 1 RC S TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU Q 1,Rx Q 2,Rx B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TP TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 f1f1 RC TT Q Tx SRSRS 1 Packing message m 1 into frame f 1 2 Insert it in queue Q 1,Tx 3 Traffic Regulator (TR) ensures bandwidth for each VL 4 RC scheduler RC multiplexes frames coming from TRs 5 TT S transmits f 1 when there is no TT traffic 6 f 1 is sent on the dataflow link to NS 1 7 FU checks the validity of the frame 8 Traffic Policing (TP) checks that f2 arrives according to the BAG 9 Copy f 1 to outgoing queue Q Tx 1010 Send f 1 when there is no TT traffic 1 FU checks f Copy to receiving Q 2,Rx 1313 Task τ 3 reads f 1 from the queue A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT

27 RC Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 Q 1,Tx Q 2,Tx B 2,Tx B 1,Tx TR 2 TR 1 RC S TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU Q 1,Rx Q 2,Rx B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TP TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 f1f1 RC TT Q Tx SRSRS 1 Packing message m 1 into frame f 1 2 Insert it in queue Q 1,Tx 3 Traffic Regulator (TR) ensures bandwidth for each VL 4 RC scheduler RC multiplexes frames coming from TRs 5 TT S transmits f 1 when there is no TT traffic 6 f 1 is sent on the dataflow link to NS 1 7 FU checks the validity of the frame 8 Traffic Policing (TP) checks that f2 arrives according to the BAG 9 Copy f 1 to outgoing queue Q Tx 1010 Send f 1 when there is no TT traffic 1 FU checks f Copy to receiving Q 2,Rx 1313 Task τ 3 reads f 1 from the queue A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT

28 RC Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 Q 1,Tx Q 2,Tx B 2,Tx B 1,Tx TR 2 TR 1 RC S TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU Q 1,Rx Q 2,Rx B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TP TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 f1f1 RC TT Q Tx SRSRS 1 Packing message m 1 into frame f 1 2 Insert it in queue Q 1,Tx 3 Traffic Regulator (TR) ensures bandwidth for each VL 4 RC scheduler RC multiplexes frames coming from TRs 5 TT S transmits f 1 when there is no TT traffic 6 f 1 is sent on the dataflow link to NS 1 7 FU checks the validity of the frame 8 Traffic Policing (TP) checks that f2 arrives according to the BAG 9 Copy f 1 to outgoing queue Q Tx 1010 Send f 1 when there is no TT traffic 1 FU checks f Copy to receiving Q 2,Rx 1313 Task τ 3 reads f 1 from the queue A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT

29 RC Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 Q 1,Tx Q 2,Tx B 2,Tx B 1,Tx TR 2 TR 1 RC S TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU Q 1,Rx Q 2,Rx B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TP TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 f1f1 RC TT Q Tx SRSRS 1 Packing message m 1 into frame f 1 2 Insert it in queue Q 1,Tx 3 Traffic Regulator (TR) ensures bandwidth for each VL 4 RC scheduler RC multiplexes frames coming from TRs 5 TT S transmits f 1 when there is no TT traffic 6 f 1 is sent on the dataflow link to NS 1 7 FU checks the validity of the frame 8 Traffic Policing (TP) checks that f2 arrives according to the BAG 9 Copy f 1 to outgoing queue Q Tx 1010 Send f 1 when there is no TT traffic 1 FU checks f Copy to receiving Q 2,Rx 1313 Task τ 3 reads f 1 from the queue A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT

30 RC Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 Q 1,Tx Q 2,Tx B 2,Tx B 1,Tx TR 2 TR 1 RC S TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU Q 1,Rx Q 2,Rx B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TP TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 f1f1 RC TT Q Tx SRSRS 1 Packing message m 1 into frame f 1 2 Insert it in queue Q 1,Tx 3 Traffic Regulator (TR) ensures bandwidth for each VL 4 RC scheduler RC multiplexes frames coming from TRs 5 TT S transmits f 1 when there is no TT traffic 6 f 1 is sent on the dataflow link to NS 1 7 FU checks the validity of the frame 8 Traffic Policing (TP) checks that f2 arrives according to the BAG 9 Copy f 1 to outgoing queue Q Tx 1010 Send f 1 when there is no TT traffic 1 FU checks f Copy to receiving Q 2,Rx 1313 Task τ 3 reads f 1 from the queue A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT

31 RC Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 Q 1,Tx Q 2,Tx B 2,Tx B 1,Tx TR 2 TR 1 RC S TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU Q 1,Rx Q 2,Rx B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TP TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 f1f1 RC TT Q Tx SRSRS 1 Packing message m 1 into frame f 1 2 Insert it in queue Q 1,Tx 3 Traffic Regulator (TR) ensures bandwidth for each VL 4 RC scheduler RC multiplexes frames coming from TRs 5 TT S transmits f 1 when there is no TT traffic 6 f 1 is sent on the dataflow link to NS 1 7 FU checks the validity of the frame 8 Traffic Policing (TP) checks that f2 arrives according to the BAG 9 Copy f 1 to outgoing queue Q Tx 1010 Send f 1 when there is no TT traffic 1 FU checks f Copy to receiving Q 2,Rx 1313 Task τ 3 reads f 1 from the queue A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT

32 RC Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 Q 1,Tx Q 2,Tx B 2,Tx B 1,Tx TR 2 TR 1 RC S TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU Q 1,Rx Q 2,Rx B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TP TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 f1f1 RC TT Q Tx SRSRS 1 Packing message m 1 into frame f 1 2 Insert it in queue Q 1,Tx 3 Traffic Regulator (TR) ensures bandwidth for each VL 4 RC scheduler RC multiplexes frames coming from TRs 5 TT S transmits f 1 when there is no TT traffic 6 f 1 is sent on the dataflow link to NS 1 7 FU checks the validity of the frame 8 Traffic Policing (TP) checks that f2 arrives according to the BAG 9 Copy f 1 to outgoing queue Q Tx 1010 Send f 1 when there is no TT traffic 1 FU checks f Copy to receiving Q 2,Rx 1313 Task τ 3 reads f 1 from the queue A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT

33 RC Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 Q 1,Tx Q 2,Tx B 2,Tx B 1,Tx TR 2 TR 1 RC S TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU Q 1,Rx Q 2,Rx B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TP TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 f1f1 RC TT Q Tx SRSRS 1 Packing message m 1 into frame f 1 2 Insert it in queue Q 1,Tx 3 Traffic Regulator (TR) ensures bandwidth for each VL 4 RC scheduler RC multiplexes frames coming from TRs 5 TT S transmits f 1 when there is no TT traffic 6 f 1 is sent on the dataflow link to NS 1 7 FU checks the validity of the frame 8 Traffic Policing (TP) checks that f2 arrives according to the BAG 9 Copy f 1 to outgoing queue Q Tx 1010 Send f 1 when there is no TT traffic 1 FU checks f Copy to receiving Q 2,Rx 1313 Task τ 3 reads f 1 from the queue A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT

34 RC Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 Q 1,Tx Q 2,Tx B 2,Tx B 1,Tx TR 2 TR 1 RC S TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU Q 1,Rx Q 2,Rx B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TP TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 f1f1 RC TT Q Tx SRSRS 1 Packing message m 1 into frame f 1 2 Insert it in queue Q 1,Tx 3 Traffic Regulator (TR) ensures bandwidth for each VL 4 RC scheduler RC multiplexes frames coming from TRs 5 TT S transmits f 1 when there is no TT traffic 6 f 1 is sent on the dataflow link to NS 1 7 FU checks the validity of the frame 8 Traffic Policing (TP) checks that f2 arrives according to the BAG 9 Copy f 1 to outgoing queue Q Tx 1010 Send f 1 when there is no TT traffic 1 FU checks f Copy to receiving Q 2,Rx 1313 Task τ 3 reads f 1 from the queue A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT

35 RC Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 Q 1,Tx Q 2,Tx B 2,Tx B 1,Tx TR 2 TR 1 RC S TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU Q 1,Rx Q 2,Rx B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TP TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 f1f1 RC TT Q Tx SRSRS 1 Packing message m 1 into frame f 1 2 Insert it in queue Q 1,Tx 3 Traffic Regulator (TR) ensures bandwidth for each VL 4 RC scheduler RC multiplexes frames coming from TRs 5 TT S transmits f 1 when there is no TT traffic 6 f 1 is sent on the dataflow link to NS 1 7 FU checks the validity of the frame 8 Traffic Policing (TP) checks that f2 arrives according to the BAG 9 Copy f 1 to outgoing queue Q Tx 1010 Send f 1 when there is no TT traffic 1 FU checks f Copy to receiving Q 2,Rx 1313 Task τ 3 reads f 1 from the queue A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT

36 RC Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 Q 1,Tx Q 2,Tx B 2,Tx B 1,Tx TR 2 TR 1 RC S TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU Q 1,Rx Q 2,Rx B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TP TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 f1f1 RC TT Q Tx SRSRS 1 Packing message m 1 into frame f 1 2 Insert it in queue Q 1,Tx 3 Traffic Regulator (TR) ensures bandwidth for each VL 4 RC scheduler RC multiplexes frames coming from TRs 5 TT S transmits f 1 when there is no TT traffic 6 f 1 is sent on the dataflow link to NS 1 7 FU checks the validity of the frame 8 Traffic Policing (TP) checks that f2 arrives according to the BAG 9 Copy f 1 to outgoing queue Q Tx 1010 Send f 1 when there is no TT traffic 1 FU checks f Copy to receiving Q 2,Rx 1313 Task τ 3 reads f 1 from the queue A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT

37 RC Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 Q 1,Tx Q 2,Tx B 2,Tx B 1,Tx TR 2 TR 1 RC S TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU Q 1,Rx Q 2,Rx B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TP TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 f1f1 RC TT Q Tx SRSRS 1 Packing message m 1 into frame f 1 2 Insert it in queue Q 1,Tx 3 Traffic Regulator (TR) ensures bandwidth for each VL 4 RC scheduler RC multiplexes frames coming from TRs 5 TT S transmits f 1 when there is no TT traffic 6 f 1 is sent on the dataflow link to NS 1 7 FU checks the validity of the frame 8 Traffic Policing (TP) checks that f2 arrives according to the BAG 9 Copy f 1 to outgoing queue Q Tx 1010 Send f 1 when there is no TT traffic 1 FU checks f Copy to receiving Q 2,Rx 1313 Task τ 3 reads f 1 from the queue A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT

38 RC Transmission CPU P 1,1 τ1τ1 P 1,2 τ2τ2 Q 1,Tx Q 2,Tx B 2,Tx B 1,Tx TR 2 TR 1 RC S TT S P 1,3 P 2,1 τ4τ4 P 2,2 τ3τ3 P 2,3 CPU FU Q 1,Rx Q 2,Rx B 1,Rx B 2,Rx ES 1 ES 2 NS 2 NS 3 FU TP TT R B 1,Tx B 2,Tx TT S NS 1 S f2f2 f3f3 f4f4 f1f1 RC TT Q Tx SRSRS 1 Packing message m 1 into frame f 1 2 Insert it in queue Q 1,Tx 3 Traffic Regulator (TR) ensures bandwidth for each VL 4 RC scheduler RC multiplexes frames coming from TRs 5 TT S transmits f 1 when there is no TT traffic 6 f 1 is sent on the dataflow link to NS 1 7 FU checks the validity of the frame 8 Traffic Policing (TP) checks that f2 arrives according to the BAG 9 Copy f 1 to outgoing queue Q Tx 1010 Send f 1 when there is no TT traffic 1 FU checks f Copy to receiving Q 2,Rx 1313 Task τ 3 reads f 1 from the queue A 1 : τ 1   m 1  τ 3, RC A 2 : τ 2   m 2  τ 4, TT

39 Problem formulation  Given  The topology of the network G  The set of TT and RC frames F TT and F RC  The set of virtual links VL  The assignment of frames to virtual links M  For each frame the size, the deadline and the period

40 Problem formulation  Given  The topology of the network G  The set of TT and RC frames F TT and F RC  The set of virtual links VL  The assignment of frames to virtual links M  For each frame the size, the deadline and the period  Determine  The set of TT schedules

41 Problem formulation  Given  The topology of the network G  The set of TT and RC frames F TT and F RC  The set of virtual links VL  The assignment of frames to virtual links M  For each frame the size, the deadline and the period  Determine  The set of TT schedules  Such that  The deadlines for the TT and RC frames are satisfied  The end-to-end delay of RC frames is minimized

42 Motivational Example ES 1 ES 2 NS 1 ES 3 vl 3 vl 1 vl 2 period (us)deadline (us)C i (us) M f1 ∈ F RC vl 1 f2 ∈ F TT vl 2 f3 ∈ F TT vl 3

43 Motivational Example ES 1 ES 2 NS 1 ES 3 vl 3 vl 1 vl 2 period (us) deadline (us) C i (us) M f1 ∈ F RC vl 1 f2 ∈ F TT vl 2 f3 ∈ F TT vl 3  Initial TT schedule

44 Motivational Example ES 1 ES 2 NS 1 ES 3 vl 3 vl 1 vl 2 period (us) deadline (us) C i (us) M f1 ∈ F RC vl 1 f2 ∈ F TT vl 2 f3 ∈ F TT vl 3  Optimized TT schedule

45 Optimization Strategy  TTEthernet Schedule Optimization (TTESO) strategy:  Tabu Search meta-heuristic  The TT schedules S  Such that:  TT and RC frames are schedulable  The end-to-end delay of the RC frames is minimized  Tabu Search  Minimizes the cost function  Explores the solution space using design transformations

46 Optimization Strategy  Degree of schedulability  Captures the difference between the worst-case delay and deadline  Cost Function

47 Optimization Strategy: Design Transformations  TT frame moves  advance frame transmission time  advance frame predecessors transmission time  postpone frame transmission time  postpone frame successors transmission time  RC frame moves  reserve space for RC frame  resize reserved space for RC frame  remove reserved space for RC frame

48 Frame Representation for Moves ES 1 ES 2 NS 1 NS 2 ES 3 ES 4 vl 1 f 1,1 [ES 1, NS 1 ] f 1,1 [NS 1, NS 2 ] f 1,1 [NS 1, NS 2 ] f 1,1 [NS 1, NS 2 ]

49 Design transformations: Postpone move

50 Design transformations: Advance move

51 Design transformations: Reserve space for RC

52 Design transformations: Resize RC reserved space

53 RC Frame End-to-End Analysis  On a dataflow link, a RC frame can be delayed by:  scheduled TT frames  queued RC frames  technical latency  policy specific:  timely block  pre-emption

54 RC Frame End-to-End Analysis ES 1 NS 2 NS 1 ES 4 vl 3 vl 2 vl 1 NS 3 NS 2 → NS 1 f 3,j f 4,1 NS 3 → NS 1 NS 1 → ES 4 f 2,1 ES 1 → NS 1 f 1,i f 2,1 f 4,1 f 1,i f 3,j C [NS 1, ES 4 ] f1f1 Q TT [NS 1, ES 4 ] Q RC [NS 1, ES 4 ] Q TL NS 1 R f1f1 vl 4

55 RC Frame End-to-End Analysis  Approaches for analysis of ARINC 644p7 network traffic:  Network Calculus, (Boyer, 2008)  Finite State Machine, (Saha, 2007)  Timed Automata, (Adnan, 2010)  Trajectory Approach, (Bauer, 2009)  We use the method proposed in (Steiner, 2011)  it takes into account also the TT traffic  it is pessimistic:  does not ignore frames that already delayed a RC frame on a previous link  assumes uniformly distributed intervals of equal length reserved for RC traffic

56 Experimental Results  Benchmarks  17 synthetic  1 real life test cases based on the SAE Automotive benchmark  TTESO compared to:  Straightforward Solution (SS)  Builds TT schedules with the goal of minimizing the end-to-end delay of TT frames, without considering the RC frames

57 Experimental Results

58 Experimental Results

59 Experimental Results

60 Experimental Results

61 Experimental Results

62 Conclusions  TTEthernet is very well suited for mixed-criticality applications  Predictability is achieved using three classes of traffic: TT, RC and BE  Spatial separation is achieved trough virtual links  Temporal separation is enforced by schedule tables for TT traffic and bandwidth allocation for RC traffic  We have addressed the optimization of the TTEthernet protocol  The TT schedules are determined such that TT and RC frames are schedulable, and the end-to-end delay of the RC frames is minimized  Optimization tools are needed to support the designer in order to obtain schedulable solutions  We have proposed a Tabu Search-based optimization solution

63