TM Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.

Slides:



Advertisements
Similar presentations
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference ITRS FEP Challenges Continued scaling will require the introduction of new materials.
Advertisements

Floating Gate Devices Kyle Craig.
Circuit Modeling of Non-volatile Memory Devices
Computer Organization and Architecture
Computer Organization and Architecture
+ CS 325: CS Hardware and Software Organization and Architecture Internal Memory.
A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O Borgatti, M. Lertora, F. Foret, B. Cali, L.
Lecture 2: Modern Trends 1. 2 Microprocessor Performance Only 7% improvement in memory performance every year! 50% improvement in microprocessor performance.
11/29/2004EE 42 fall 2004 lecture 371 Lecture #37: Memory Last lecture: –Transmission line equations –Reflections and termination –High frequency measurements.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
M -RAM (Magnetoresistive – Random Access Memory) Kraków, 7 XII 2004r.
1 Lecture 1: CS/ECE 3810 Introduction Today’s topics:  logistics  why computer organization is important  modern trends.
TM Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
10/11/20051 Low voltage, scalable nanocrystal FLASH memory fabricated by templated self assembly  Presented by:  Michael Logue  Pierre Emelie  Zhuang.
Sept Non-volatile Memory EEPROM – electrically erasable memory, a general-term –this is a historical term to differentiate from an older type of.
Semiconductor Memories Lecture 1: May 10, 2006 EE Summer Camp Abhinav Agarwal.
An Introduction to Hardware, Software, and the Internet
Don’t Forget the Memory… Dean Klein, VP Memory System Development Micron Technology, Inc.
1 Memory Technology Comparison ParameterZ-RAMDRAMSRAM Size11.5x4x StructureSingle Transistor Transistor + Cap 6 Transistor Performance10.5x2x.
SYSTEM-ON-CHIP (SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY.
Magnetoresistive Random Access Memory (MRAM)
National Institute of Science & Technology Technical Seminar Presentation-2004 Presented By: Arjun Sabat [EE ] Flash Memory By Arjun Sabat Roll.
EECS 318 CAD Computer Aided Design LECTURE 1: Introduction.
1 Review Of “A 125 MHz Burst-Mode Flexible Read While Write 256Mbit 2b/c 1.8V NOR Flash Memory” Adopted From: “ISSCC 2005 / SESSION 2 / NON-VOLATILE MEMORY.
Chapter 8 Memory Interface
Lecture 16: Storage and I/O EEN 312: Processors: Hardware, Software, and Interfacing Department of Electrical and Computer Engineering Spring 2014, Dr.
Lecture No. 1 Computer Logic Design. About the Course Title: –Computer Logic Design Pre-requisites: –None Required for future courses: –Computer Organization.
Norhayati Soin 06 KEEE 4426 WEEK 14/2 31/03/2006 CHAPTER 6 Semiconductor Memories.
Memory and Storage Dr. Rebhi S. Baraka
Chapter 3 Internal Memory. Objectives  To describe the types of memory used for the main memory  To discuss about errors and error corrections in the.
I/O Computer Organization II 1 Introduction I/O devices can be characterized by – Behavior: input, output, storage – Partner: human or machine – Data rate:
1 Modeling and Simulation International Technology Roadmap for Semiconductors, 2004 Update Ashwini Ujjinamatada Course: CMPE 640 Date: December 05, 2005.
Flash Memory. Points of Discussion  Flash Memory Generalities  Construction & Properties  History of Flash Memory  NOR & NAND Architectures  Optimizations.
Memory Cell Operation.
Outline Motivation Simulation Framework Experimental methodology STT-RAM (Spin Torque Transference) ReRAM (Resistive RAM) PCRAM (Phase change) Comparison.
SPINTRONICS …… A QUANTUM LEAP PRESENTED BY: DEEPAK 126/05.
Spintronics. Properties of Electron Electron has three properties. Charge Mass Spin.
 Historical view:  1940’s-Vacuum tubes  1947-Transistors invented by willliam shockely & team  1959-Integrated chips invented by Texas Instrument.
Introduction to Spintronics
COMPUTER ORGANIZATIONS CSNB123 Ver.1Systems and Networking1.
Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All.
Emerging Non-volatile Memories: Opportunities and Challenges
Semiconductor Memory Types
OVONIC UNIFIED MEMORY Submitted by Submitted by Kirthi K Raman Kirthi K Raman 4PA06EC044 4PA06EC044 Under the guidance of Under the guidance of Prof. John.
DR. SIMING LIU SPRING 2016 COMPUTER SCIENCE AND ENGINEERING UNIVERSITY OF NEVADA, RENO Session 3 Computer Evolution.
Submitted To: Presented By : Dr R S Meena Shailendra Kumar Singh Mr Pankaj Shukla C.R. No : 07/126 Final B. Tech. (ECE) University College Of Engineering,
EBIZ 509 Foundations of E-Business. 2 © UW Business School, University of Washington 2004 Agenda Today Class schedule and class plan Basic computer concepts.
Chapter 5 Internal Memory. contents  Semiconductor main memory - organisation - organisation - DRAM and SRAM - DRAM and SRAM - types of ROM - types of.
Computer Architecture Chapter (5): Internal Memory
SEPTEMBER 8, 2015 Computer Hardware 1-1. HARDWARE TERMS CPU — Central Processing Unit RAM — Random-Access Memory  “random-access” means the CPU can read.
Magnetic RAM Magnetoresistive Random Access Memory.
Modeling of Failure Probability and Statistical Design of Spin-Torque Transfer MRAM (STT MRAM) Array for Yield Enhancement Jing Li, Charles Augustine,
Magnetoresistive Random Access Memory (MRAM)
Introduction to computer storage
Internal Memory.
Aya Fukami, Saugata Ghose, Yixin Luo, Yu Cai, Onur Mutlu
Welcome.
Computer Architecture and Organization
Introduction I/O devices can be characterized by I/O bus connections
Information Storage and Spintronics 10
William Stallings Computer Organization and Architecture 7th Edition
BIC 10503: COMPUTER ARCHITECTURE
Semiconductor Memories
Presentation transcript:

TM Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc Slide 0

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc TM Erwin J. Prinz, Ph.D. Device Engineer The Zen of Nonvolatile Memories July 27, 2006Paper 47.3

Slide 2 Acknowledgements Ko-Min Chang, Craig Swift  NVM Device Engineering Thomas Jew, Ronnie Syzdek  NVM Design Saied Tehrani, Jon Slaughter  MRAM Technology Freescale TSO NVM Team Device, Process, Design, Reliability, Test

Slide 3 Outline Introduction Floating Gate Nonvolatile Memories Nitride Charge Storage Nanocrystal Charge Storage Emerging NVM Concepts Conclusions

Slide 4 Introduction Silicon Nonvolatile Memories (NVM) store  Code  Data Technology Driver for Scaling  More bits shipped in 2006 than DRAM Rugged, secure, reliable  Engine, transmission, …

Slide 5 Types of Nonvolatile Memories

Slide 6 Nonvolatile Memory Moore’s Law Example: Engine & Transmission Controller

Slide 7 System on Chip with Emb. NVM Engine / Transmission Controller 32-bit CPU Core 1 Mbit Embedded Flash A/D Converter Peripherals The Ultimate System on a Chip Freescale’s MPC565 PowerPC TM Microprocessor

Slide 8 System on Chip with Emb. NVM CPU – Bus – NVM  LV / high speed Pad Ring  I/O (2.5V or 3.3V) NVM Bitcells  HV / statistics NVM Periphery  Analog NVM HV Supplies  Charge pumps

Slide 9 System on Chip with Emb. NVM CPU – Bus – NVM  LV / high speed Pad Ring  I/O (2.5V or 3.3V) NVM Bitcells  HV / statistics NVM Periphery  Analog NVM HV Supplies  Charge pumps

Slide 10 System on Chip with Emb. NVM CPU – Bus – NVM  LV / high speed Pad Ring  I/O (2.5V or 3.3V) NVM Bitcells  HV write, statistics NVM Periphery  Analog NVM HV Supplies  Charge pumps

Slide 11 System on Chip with Emb. NVM CPU – Bus – NVM  LV / high speed Pad Ring  I/O (2.5V or 3.3V) NVM Bitcells  HV / statistics NVM Periphery  Analog NVM HV Supplies  Charge pumps

Slide 12 System on Chip with Emb. NVM Many device types  LV, I/O, HV, NVM Many design styles  Memory  Analog  HV Switch  Synthesized Logic Many Design Tools !!  SoC design flow  NVM Reliability Modeling  Bitcell Modeling Freescale’s MPC565 PowerPC TM Microprocessor

Slide 13 Traditional NVM Operation

Slide 14 Floating Gate NVM Operation

Slide 15 NAND NOR

Slide 16 Floating Gate Scaling Limit

Slide 17 High Reliability Aspect of NVM End-of Life Bitcell Modeling  Knowledge of failure modes Interaction of Bitcell with NVM Design  Calibrated Tools Failure Rate Prediction for SoC Zero Defects

Slide 18 1-Transistor vs. Split Gate Bitcell

Slide 19 Limitation of High Read Voltage 1-Transistor Array Split Gate Array

Slide 20 Nitride Charge Storage (SONOS)

Slide 21 Virtual Ground Array

Slide 22 Silicon Nanocrystal NVM 5-10 nm diameter “nanocrystals”

Slide 23 Silicon Nanocrystal Formation Manufacturable in RT-CVD Tool

Slide 24 Novel Device Concepts …

Slide 25 … and Experimental Results

Slide 26 Revolutionary Memory: MRAM Information stored as magnetic polarization Detected as a resistance  R MIN or R MAX Isolation transistor can be logic device, no high on/off ratio needed Bit cell size competitive with embedded DRAM 4 Mbit MRAM in production now !

Slide 27 Other Novel Methods of NVM FeRAM  Bitcell Scalability ? Phase Change Memory  Data Retention at Elevated Temperatures ? Resistive RAM  Device Understanding ?

Slide 28 Conclusions Floating gate NVM scalable to 65 nm or 45 nm SONOS, nanocrystal Flash to 32 nm Revolutionary, more universal memories being developed  Require killer application for deployment Challenges in design, verification, reliability, test, manufacturing …