Assignment write a short notes on 1.Manufacturing Testing. 2.Functional Testing. 3.Files and Text I/O. 4.Differentiate the cpld and fpga architecture.

Slides:

Advertisements

Similar presentations

Chapter 15:Introduction to Verilog Testbenches Objectives In this section,you will learn about designing a testbench: Creating clocks Including files Strategic.

Advertisements

VHDL in digital circuit synthesis (tutorial) dr inż. Miron Kłosowski EA 309

VHDL Lecture 1 Megan Peck EECS 443 Spring 08.

VHDL Programming in CprE 381 Zhao Zhang CprE 381, Fall 2013 Iowa State University Last update: 9/15/2013.

© 1998, Peter J. AshendenVHDL Quick Start1 Basic VHDL Concepts Interfaces Behavior Structure Test Benches Analysis, elaboration, simulation Synthesis.

Digital Design with VHDL Presented by: Amir Masoud Gharehbaghi

VHDL Structural Architecture ENG241 Week #5 1. Fall 2012ENG241/Digital Design2 VHDL Design Styles Components and interconnects structural VHDL Design.

9/15/09 - L20 Flip FlopsCopyright Joanne DeGroat, ECE, OSU1 Flip Flops Not a gymnastic movement.

L18 – VHDL for other counters and controllers. Other counters  More examples Gray Code counter Controlled counters  Up down counter  Ref: text Unit.

George Mason University ECE 448 – FPGA and ASIC Design with VHDL ECE 448 Lecture 10 Advanced Testbenches.

9/18/08 Lab 2 - Solution TA: Jorge. 9/18/08 Half-adder.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

VHDL Quick Start Peter J. Ashenden The University of Adelaide.

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

Kazi Fall 2006 EEGN 4941 EEGN-494 HDL Design Principles for VLSI/FPGAs Khurram Kazi Some of the slides were taken from K Gaj’s lecture slides from GMU’s.

Simple Testbenches Behavioral Modeling of Combinational Logic

Dr. Turki F. Al-Somani VHDL synthesis and simulation – Part 1 Microcomputer Systems Design (Embedded Systems)

Advanced FPGA Based System Design Lecture-9 & 10 VHDL Sequential Code By: Dr Imtiaz Hussain 1.

ECE 332 Digital Electronics and Logic Design Lab Lab 5 VHDL Design Styles Testbenches.

L16 – Testbenches for state machines. VHDL Language Elements  More examples HDL coding of class examples Testbench for example  Testing of examples.

1 H ardware D escription L anguages Modeling Digital Systems.

VHDL Project I: Introduction to Testbench Design Matthew Murach Slides Available at:

EE694v-Verification-Lect10-1- Lect 10 - Stimulus & Response Applying input stimulus to a design Creating clock signals Other waveforms Synchronizing inputs.

VHDL IE- CSE. What do you understand by VHDL??  VHDL stands for VHSIC (Very High Speed Integrated Circuits) Hardware Description Language.

1/8/ L20 Project Step 8 - Data Path Copyright Joanne DeGroat, ECE, OSU1 State Machine Design with an HDL A methodology that works for documenting.

L16 – VHDL for State Machines with binary encoding.

1/26 VHDL VHDL Structural Modeling Digital Logic.

Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Systems Lecture # 6 Computer-Aided Design Technology for VLSI.

George Mason University ECE 545 Lecture 7 Advanced Testbenches.

George Mason University ECE 545 – Introduction to VHDL Variables, Functions, Memory, File I/O ECE 545 Lecture 7.

Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.

IAY 0600 Digital Systems Design VHDL discussion Verification: Testbenches Alexander Sudnitson Tallinn University of Technology.

Fall 08, Oct 29ELEC Lecture 7 (updated) 1 Lecture 7: VHDL - Introduction ELEC 2200: Digital Logic Circuits Nitin Yogi

Electrical and Computer Engineering University of Cyprus LAB 1: VHDL.

Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 11 High Desecration Language- Based Design.

(1) Basic Language Concepts © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.

Lopamudra Kundu Reg. No. : of Roll No.:- 91/RPE/ Koushik Basak

Hardware languages "Programming"-language for modelling of (digital) hardware 1 Two main languages: VHDL (Very High Speed Integrated Circuit Hardware Description.

George Mason University Simple Testbenches ECE 545 Lecture 4.

1 Introduction to VHDL Part 2 Fall We will use Std_logic And, Or have same precedence See slide 8 of part 1.

CMSC 611: Advanced Computer Architecture Design & Simulation Languages Practically everything adapted from slides by Peter J. Ashenden, VHDL Quick Start.

CSCI-365 Computer Organization Lecture Note: Some slides and/or pictures in the following are adapted from: Computer Organization and Design, Patterson.

VHDL Discussion Subprograms IAY 0600 Digital Systems Design Alexander Sudnitson Tallinn University of Technology 1.

ECE 332 Digital Electronics and Logic Design Lab Lab 5 VHDL Design Styles Testbenches Concurrent Statements & Adders.

EE694v - Verification - Lect Lect 12,13,14 – 762 Testbenches Lets look at the EE 762 testbenches Look at stimulus generation techniques Look at response.

IAY 0600 Digital Systems Design Event-Driven Simulation VHDL Discussion Alexander Sudnitson Tallinn University of Technology.

LAV firmware status Francesco Gonnella Mauro Raggi 28 th March 2012 TDAQ Working Group Meeting.

IAY 0600 Digital Systems Design VHDL discussion Verification: Testbenches Alexander Sudnitson Tallinn University of Technology.

George Mason University Behavioral Modeling of Sequential-Circuit Building Blocks ECE 545 Lecture 8.

ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.

George Mason University Advanced Testbenches Lecture 4.

ECE 448 Lab 1 Developing Effective Testbenches

ECE 448 – FPGA and ASIC Design with VHDL George Mason University ECE 448 Lab 2 Implementing Combinational Logic in VHDL.

CDA 4253 FPGA System Design VHDL Testbench Development Hao Zheng Comp. Sci & Eng USF.

CMSC 611: Advanced Computer Architecture Hardware Design Languages Some material adapted from slides by Peter J. Ashenden, VHDL Quick Start Some material.

SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.

Introduction to Vivado

Basic Language Concepts

Verification: Testbenches in Combinational Design

ECE 448 Lab 1a Developing Effective Testbenches

Peter J. Ashenden The University of Adelaide

FPGA Based System Design

Instructions to get MAX PLUS running

Developing More Advanced Testbenches

CMSC 611: Advanced Computer Architecture

Developing Effective Testbenches

The Verilog Hardware Description Language

ECE 545 Lecture 5 Simple Testbenches.

ECE 448 Lab 1 Developing Effective Testbenches

(Simple Testbenches & Arithmetic Operations)

Presentation transcript:

Assignment write a short notes on 1.Manufacturing Testing. 2.Functional Testing. 3.Files and Text I/O. 4.Differentiate the cpld and fpga architecture.

Test Benches Testing a design by simulation Use a test bench model –an architecture body that includes an instance of the design under test –applies sequences of test values to inputs –monitors values on output signals either using simulator or with a process that verifies correct operation

Test Bench Example entity test_bench is end entity test_bench; architecture test_reg4 of test_bench is signal d0, d1, d2, d3, en, clk, q0, q1, q2, q3 : bit; begin dut : entity work.reg4(behav) port map ( d0, d1, d2, d3, en, clk, q0, q1, q2, q3 ); stimulus : process is begin d0 <= ’1’; d1 <= ’1’; d2 <= ’1’; d3 <= ’1’; wait for 20 ns; en <= ’0’; clk <= ’0’; wait for 20 ns; en <= ’1’; wait for 20 ns; clk <= ’1’; wait for 20 ns; d0 <= ’0’; d1 <= ’0’; d2 <= ’0’; d3 <= ’0’; wait for 20 ns; en <= ’0’; wait for 20 ns; … wait; end process stimulus; end architecture test_reg4;

Introduction What is a VHDL test bench? Test bench structures Examples

What Is The VHDL Test Bench (TB)? VHDL test bench (TB) is a piece of VHDL code, which purpose is to verify the functional correctness of HDL model. The main objectives of TB is to: – Instantiate the design under test (DUT) – Generate stimulus waveforms for DUT – Generate reference outputs and compare them with the outputs of DUT – Automatically provide a pass or fail indication Test bench is a part of the circuits specification. Its a good idea to design the test bench before the DUT, why?

Stimulus and Response Three ways how TB can generate the stimulus: – Generate them “on-the-fly” – Read vectors stored as constants in an array – Read vectors stored in a separate system file Response is produced in the test bench. Response can be stored into file for further processing. Example: – Stimulus can be generated with Matlab and TB feeds it into DUT. – DUT generates the response and TB stores it into file. – Result can be compared to Matlab simulations.

Test Bench Structures TB should be reusable without difficult modifications. The structure of the TB should be simple enough so that other people understand its behaviour. Good test bench propagates all the generics and constants into DUT. Question: How to verify that the function of the test bench is correct?

Simple Test Bench –Only the DUT is instantiated into test bench. –Stimulus is generated inside the test bench –Poor reusability. –Suitable only for relatively simple designs.