Memory Addressing Techniques. Immediate Addressing involves storing data in pairs with immediate values register pairs:

Slides:



Advertisements
Similar presentations
The Fetch – Execute Cycle
Advertisements

Central Processing Unit
Assembly Language Programming
2.3) Example of program execution 1. instruction  B25 8 Op-code B means to change the value of the program counter if the contents of the indicated register.
1 Registers and MAL - Part I. Motivation So far there are some details that we have ignored instructions can have different formats most computers have.
Operand And Instructions Representation By Dave Maung.
6.1 Introduction Two details related to instructions –The way instructions are specified –The ways that operands can be specified.
TK2633: MICROPROCESSOR & INTERFACING
Computer Organization and Architecture Tutorial 2 Kenneth Lee.
ADDRESSING MODES OF Addressing Modes of  To perform any operation, we have to give the corresponding instructions to the microprocessor.
ECE 265 – LECTURE 4 The M68HC11 Address Modes 8/14/ ECE265.
Mr. Gursharan Singh Tatla
Operand Addressing and Instruction Representation
INSTRUCTION SET OF MICROPROCESSOR 8085
9/20/6Lecture 21 -PIC Architecture1 PIC Architecture Programmers Model and Instruction Set.
ZONG Wen Department of Computer Science and Engineering The Chinese University of Hong Kong
Computer Architecture and the Fetch-Execute Cycle
Memory and Addressing How and Where Information is Stored.
Microprocessor Dr. Rabie A. Ramadan Al-Azhar University Lecture 7.
Computer Systems - Registers. Starter… Discuss in pairs the definition of the following Control Unit Arithmetic and Logic Unit Registers Internal clock.
ULTRASPARC 2005 INTRODUCTION AND ISA BY JAMES MURITHI.
Computer Architecture Lecture 11 by Engineer A. Lecturer Aymen Hasan AlAwady 10/3/2014 University of Kufa - Information Technology Research and Development.
Computer Studies/ICT SS2
Assembly Language Friday, Week 5 Monday, Week 6. Assembly Language  Set of mnemonic names for the instructions in a particular computer's machine language.
Represents different voltage levels High: 5 Volts Low: 0 Volts At this raw level a digital computer is instructed to carry out instructions.
COMPILERS CLASS 22/7,23/7. Introduction Compiler: A Compiler is a program that can read a program in one language (Source) and translate it into an equivalent.
Parul Polytechnic Institute Subject Code : Name Of Subject : Microprocessor and assembly language programming Name of Unit : Instruction cycle.
Computer Systems Organization
III] Logical Group 1)ANA r : LOGICAL AND REGISTER WITH ACCUMULATOR Format : [A] [A] Λ [r] Addressing : Register addressing Group : Logical group Bytes.
Central Processing Unit Decode Cycle. Central Processing Unit Current Instruction Register (CIR) I1 The fetch cycle has transferred an instruction from.
F453 Module 8: Low Level Languages 8.1: Use of Computer Architecture.
IA32 addressing modes 1.Immediate 2.Direct memory 3.Register 4.Register indirect 5.Indexed 6.Based-indexed.
Instruction Memory value Description ADD1xx Add the value stored at memory address xx to the value in the accumulator register SUB2xx Subtract the value.
Addressing Modes of 8085 μP PRESENTED BY:- KRISHNA BALLABH GUPTA
Immediate Addressing Mode
Chapter 11 Instruction Sets
What should we teach regarding…
ASSIGNMENT NO.-2.
Instruction Formats Each instruction consists of two parts:
Data Representation – Instructions
. - t !!l t. - 1f1f J - /\/\ - ' I __.
Additional data transfer and 16 bit arithmetic instruction Lecture 1
THE sic mACHINE CSCI/CMPE 3334 David Egle.
Introduction to Micro Controllers & Embedded System Design Background to Module4 Department of Electrical & Computer Engineering Missouri University.
L Load Fullword.
Computer Programming Machine and Assembly.
ADDRESSING MODES AND INSTRUCTION SET
Addressing Modes Immediate #<data> or Imm
Stack Relative Deferred (sf) Indexed (x) Stack Indexed (sx)
Computer Architecture and the Fetch-Execute Cycle
.. '.. ' 'i.., \. J'.....,....., ,., ,,.. '"'". ' · · f.. -··-·· '.,.. \...,., '.··.. ! f.f.
8085 MICROPROCESSOR 8085 CPU Registers and Status Flags S Z AC P C A B
Under Address Modes Source: under
The Little Man Computer
Architecture Overview
CDA4150 Lecture 4 1/17/2019.
Figure 2- 1: ARM Registers Data Size
Stack Relative Deferred (sf) Indexed (x) Stack Indexed (sx)
Programming Examples.
LC-2: The Little Computer 2
Under Address Modes Source: under
STORE MANAGER RESPONSIBILITIES.
CPU has 6 special locations called registers
MIPS e pipelining Tecniche di base.
Instruction Set Summary
THE FETCH-EXECUTE CYCLE.
William Stallings Computer Organization and Architecture 8 th Edition Chapter 11 Instruction Sets: Addressing Modes and Formats.
Instruction execution and ALU
Addressing Modes of 8085.
Introduction to Pointers
Presentation transcript:

Memory Addressing Techniques

Immediate Addressing involves storing data in pairs with immediate values register pairs:

Immediate Addressing ~ Examples #1 ~ load the B register with 12 and the C register with 34

Immediate Addressing ~ Examples #2 ~ load the D register with 54 and the E register with 32

Immediate Addressing ~ Examples #3 ~ load the H register with 45 and the L register with 67

Direct Addressing assigns the contents of a memory location to a register what we have seen so far

Direct Addressing ~ Examples #1 ~ load the accumulator with the contents of address 1234

Direct Addressing ~ Examples #2 ~ store the contents of the accumulator at address ABCD

Indirect Addressing involves loading and storing information in the accumulator information in the accumulator is received from register pairs

Indirect Addressing ~ Examples #1 ~ store the contents of registers B and C in the accumulator

Indirect Addressing ~ Examples #2 ~ load the accumulator with FF and store the contents of the accumulator at memory location 2040