CS2100 Computer Organisation Input/Output – Own reading only (AY2015/6) Semester 1 Adapted from David Patternson’s lecture slides:

Slides:



Advertisements
Similar presentations
I/O InterfaceCS510 Computer ArchitecturesLecture Lecture 17 I/O Interfaces and I/O Busses.
Advertisements

Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Lecture 21Comp. Arch. Fall 2006 Chapter 8: I/O Systems Adapted from Mary Jane Irwin at Penn State University for Computer Organization and Design, Patterson.
1  1998 Morgan Kaufmann Publishers Interfacing Processors and Peripherals.
Lecture Objectives: 1)Explain the limitations of flash memory. 2)Define wear leveling. 3)Define the term IO Transaction 4)Define the terms synchronous.
IOSystems.1 Review: Major Components of a Computer Processor Control Datapath Memory Devices Input Output  Important metrics for an I/O system l Performance.
EE30332 Ch8 DP – 1 Ch 8 Interfacing Processors and Peripherals Buses °Fundamental tool for designing and building computer systems divide the problem into.
Lecture 25 Buses and I/O (2)
Interfacing Processors and Peripherals Andreas Klappenecker CPSC321 Computer Architecture.
Interrupts (contd..) Multiple I/O devices may be connected to the processor and the memory via a bus. Some or all of these devices may be capable of generating.
1  1998 Morgan Kaufmann Publishers Chapter 8 Interfacing Processors and Peripherals.
1 Interfacing Processors and Peripherals I/O Design affected by many factors (expandability, resilience) Performance: — access latency — throughput — connection.
Basic Input/Output Operations
COMP381 by M. Hamdi 1 Input/Output Systems. COMP381 by M. Hamdi 2 Motivation: Who Cares About I/O? CPU Performance: 60% per year I/O system performance.
Chapter 8: Part II Storage, Network and Other Peripherals.
I/0 devices.
Presented By Chandra Shekar Reddy.Y 11/5/20081Computer Architecture & Design.
CS-334: Computer Architecture
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.
Memory/Storage Architecture Lab Computer Architecture Lecture Storage and Other I/O Topics.
3/11/2002CSE Input/Output Input/Output Control Datapath Memory Processor Input Output Memory Input Output Network Control Datapath Processor.
CPU BASICS, THE BUS, CLOCKS, I/O SUBSYSTEM Philip Chan.
1chapter 8 Review: Major Components of a Computer Processor Control Datapath Memory Devices Input Output Important metrics for an I/O system –Performance.
1 (Based on text: David A. Patterson & John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, 3 rd Ed., Morgan Kaufmann,
Interrupts and DMA CSCI The Role of the Operating System in Performing I/O Two main jobs of a computer are: –Processing –Performing I/O manage and.
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
2007 Oct 18SYSC2001* - Dept. Systems and Computer Engineering, Carleton University Fall SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices.
I/O Example: Disk Drives To access data: — seek: position head over the proper track (8 to 20 ms. avg.) — rotational latency: wait for desired sector (.5.
Top Level View of Computer Function and Interconnection.
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
CS2100 Computer Organisation Input/Output (AY2010/2011) Semester 2 Adapted from.
2009 Sep 10SYSC Dept. Systems and Computer Engineering, Carleton University F09. SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices 7.2.
Lecture 35: Chapter 6 Today’s topic –I/O Overview 1.
Bus Mr. Mukul Varshney. Bus A bus, in computing, is a set of physical connections (cables, printed circuits, etc.) which can be shared by multiple hardware.
I/O Computer Organization II 1 Interconnecting Components Need interconnections between – CPU, memory, I/O controllers Bus: shared communication channel.
August 1, 2001Systems Architecture II1 Systems Architecture II (CS ) Lecture 9: I/O Devices and Communication Buses * Jeremy R. Johnson Wednesday,
CSIE30300 Computer Architecture Unit 11: Bus and I/O Systems Hsin-Chou Chi [Adapted from material by and
MBG 1 CIS501, Fall 99 Lecture 18: Input/Output (I/O): Buses and Peripherals Michael B. Greenwald Computer Architecture CIS 501 Fall 1999.
Computer Architecture Lecture 2 System Buses. Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given.
EEE440 Computer Architecture
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
ECEG-3202 Computer Architecture and Organization Chapter 3 Top Level View of Computer Function and Interconnection.
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
Csci 136 Computer Architecture II – Buses and IO
Adapted from Computer Organization and Design, Patterson & Hennessy ECE232: Hardware Organization and Design Part 17: Input/Output Chapter 6
Dr Mohamed Menacer College of Computer Science and Engineering, Taibah University CE-321: Computer.
1 Lecture 1: Computer System Structures We go over the aspects of computer architecture relevant to OS design  overview  input and output (I/O) organization.
Chapter 6 Storage and Other I/O Topics. Chapter 6 — Storage and Other I/O Topics — 2 Introduction I/O devices can be characterized by Behaviour: input,
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
IT3002 Computer Architecture
Input Output Techniques Programmed Interrupt driven Direct Memory Access (DMA)
بسم الله الرحمن الرحيم MEMORY AND I/O.
Mohamed Younis CMCS 411, Computer Architecture 1 CMCS Computer Architecture Lecture 26 Bus Interconnect May 7,
Chapter 3 System Buses.  Hardwired systems are inflexible  General purpose hardware can do different tasks, given correct control signals  Instead.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
10/15: Lecture Topics Input/Output –Types of I/O Devices –How devices communicate with the rest of the system communicating with the processor communicating.
Lecture 2. A Computer System for Labs
Operating Systems (CS 340 D)
ECEG-3202 Computer Architecture and Organization
Peng Liu Lecture 14 I/O Peng Liu
Presentation transcript:

CS2100 Computer Organisation Input/Output – Own reading only (AY2015/6) Semester 1 Adapted from David Patternson’s lecture slides:

CS2100 Input/Output Devices Memory Computer Processor Control Devices Input Output Datapath 2 Cache I

CS2100 Input/Output Devices 3 Input/Output

CS2100 Why I/O Matters? CPU performance increase ~ 60% per year I/O performance increase < 10% per year  Limited by mechanical delays Amdahl’s Law:  System speedup is limited by the slowest part Example:  Suppose 1 sec I/O + 4 sec CPU  5 seconds  Increase CPU performance by 100%  3 seconds = Only get a 66% speedup  I/O bottleneck 4 Input/Output

CS2100 I/O Devices: Types & Characteristics Behavior  Input: read once  Output: write only, cannot be read  Storage: can be reread and usually rewritten Partner  What’s on the other end? Human or machine Data Rate  Peak rate of transfer between I/O and memory/CPU 5 Input/Output

CS2100 Some I/O Devices DeviceBehaviorPartner Data Rate (MBit/sec) KeyboardInputHuman MouseInputHuman Laser PrinterOutputHuman Optical DiskStorageMachine – Flash MemoryStorageMachine – Network-LANInput or outputMachine – Graphics Display OutputHuman – Input/Output 6

CS2100 Hard Disk Drive Evolution 7 Input/Output

CS2100 Floppy Disks 8 Input/Output 3½-inch Mid-1980s 1.44MB 5¼-inch KB 8-inch KB

CS2100 Input/Output System Communication between Processor and devices is via bus protocols and interrupts Processor Cache Memory - I/O Bus Main Memory I/O Controller Disk I/O Controller I/O Controller Graphics Network interrupts 9 Input/Output Bus: Connection between Processor, Memory and I/O devices

CS2100 Bus Basics Bus consists of:  Control lines: Signal requests and acknowledgments  Data lines: Carry information between the source and the destination Bus Transactions  Sending the address  Receiving or sending the data Advantages  Versatility: single connection scheme for easy add-ons  Low cost: single set of wires shared in multiple ways Disadvantages  Communication bottleneck: bandwidth limits the maximum I/O throughput  Devices will not be able to use the bus when they need to 10 Input/Output

CS2100 Types of Buses Processor-Memory Bus (design specific)  Short and high speed  Only need to match the memory system Maximize memory-to-processor bandwidth  Connects directly to the processor  Optimized for cache block transfers I/O Bus (industry standard)  Usually is lengthy and slower  Need to match a wide range of I/O devices  Connects to the processor-memory bus or backplane bus Backplane Bus (standard or proprietary)  Backplane: an interconnection structure within the chassis  Allow processors, memory, and I/O devices to coexist  Cost advantage: one bus for all components 11 Input/Output

CS2100 A Three-Bus System A small number of backplane buses tap into the processor- memory bus  Processor-memory bus is used for processor memory traffic  I/O buses are connected to the backplane bus Advantage: workload on the processor bus is greatly reduced ProcessorMemory Processor Memory Bus Bus Adaptor Bus Adaptor Bus Adaptor I/O Bus Backplane Bus I/O Bus 12 Input/Output

CS2100 Example: Pentium System Organisation Processor/Memory Bus PCI Bus [Backplane] I/O Busses [IDE, SCSI] 13 Input/Output

Processor to I/O Devices Two methods for communicating with the device 1.Special I/O instructions:  Each instruction specifies: Device number: Uniquely identifies the device Command word: Operation to be performed  Information is sent using I/O bus 2.Memory-mapped I/O:  Designates a portion of the memory address space to I/O device communication  Read and writes to those addresses are interpreted as commands to the I/O devices CS2100 Input/Output 14

I/O Device to Processor Two methods to communicate with the processor Polling:  The I/O device put information in a status register  The processor periodically check the status register Interrupt driven I/O:  The I/O device causes the processor to be interrupted  Processor will cease doing it’s original task and handle the interrupt accordingly The process above is commonly handled by part of the operating system (OS) CS2100 Input/Output 15

Polling: Programmed I/O Advantage:  Simple: the processor is totally in control and does all the work Disadvantage:  Polling overhead can consume a lot of CPU time CS2100 Input/Output 16 CPU IOC device Memory Busy wait loop Inefficient use of the CPU time unless the device is very fast! Is the data ready? read data store data yes no done? no yes

CS2100 Interrupt Driven Data Transfer Advantage:  User program progress is only halted during actual transfer Disadvantage, special hardware is needed to:  Cause an interrupt (I/O device)  Detect an interrupt (processor)  Save the proper states to resume after the interrupt (processor) CPU IOC device Memory add sub and or nop read store... rti memory (1) I/O interrupt (2) save PC (3) interrupt service addr (4) : 17 Input/Output User Program Interrupt Service Routine

CS2100 I/O Interrupt An I/O interrupt is asynchronous with respect to instruction execution:  I/O interrupt is not associated with any instruction  I/O interrupt does not prevent any instruction from completion You can pick your own convenient point to take an interrupt I/O interrupt is complicated:  Needs to convey the identity of the device generating the interrupt  Interrupt requests can have different urgencies: Interrupt request needs to be prioritized 18 Input/Output

More I/O Related Topics Bus access and Bus Arbitration Mechanism Networking Direct memory access CS2100 Input/Output 19

CS2100 SUMMARY I/O performance is limited by weakest link in chain between OS and device Wide range of devices Communication between I/O device and Processor:  Polling: it can waste a lot of processor time  I/O interrupt: similar to exception except it is asynchronous 20 Input/Output

CS2100 END 21 Input/Output