1/8/2007 - Extra CreditCopyright 2006 - Joanne DeGroat, ECE, OSU1 PS3xcr Extra Credit Project Modification that can be done to the datapath.

Slides:

Advertisements

Similar presentations

1/8/ VerilogCopyright Joanne DeGroat, ECE, OSU1 Verilog Overview An overview of the Verilog HDL.

Advertisements

L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.

ECE2030 Introduction to Computer Engineering Lecture 13: Building Blocks for Combinational Logic (4) Shifters, Multipliers Prof. Hsien-Hsin Sean Lee School.

Chapter 9 Computer Design Basics. 9-2 Datapaths Reminding A digital system (or a simple computer) contains datapath unit and control unit. Datapath: A.

9/15/09 - L14 Functional BlocksCopyright Joanne DeGroat, ECE, OSU1 Combinational Functional Blocks & Rudimentary Logic functions.

1 ALUs. 2 Topics: ALU Overview - core of the integer datapath - 2 operands, 32-bits wide, plus control signals Exercise: A simple multiplier.

Fall 2005 L15: Combinational Circuits Lecture 15: Combinational Circuits Complete logic functions Some combinational logic functions –Half adders –Adders.

1 Lecture 4: Arithmetic for Computers (Part 4) CS 447 Jason Bakos.

9/15/09 - L25 Registers & Load Enable Copyright Joanne DeGroat, ECE, OSU1 Registers & Load Enable.

L23 – Arithmetic Logic Units. Arithmetic Logic Units (ALU)  Modern ALU design  ALU is heart of datapath  Ref: text Unit 15 9/2/2012 – ECE 3561 Lect.

1/8/ L24 IEEE Floating Point Basics Copyright Joanne DeGroat, ECE, OSU1 IEEE Floating Point The IEEE Floating Point Standard and execution.

9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.

1/8/ L24 IEEE Floating Point Basics Copyright Joanne DeGroat, ECE, OSU1 IEEE Floating Point The IEEE Floating Point Standard and execution.

EE694v-Verification-Lect11-1- Lect : The FP adder test plan As noted earlier – there is a difference in black box and while box testing and verificiation.

1/8/ L3 Data Path DesignCopyright Joanne DeGroat, ECE, OSU1 ALUs and Data Paths Subtitle: How to design the data path of a processor.

1/8/ L11 Project Step 5Copyright Joanne DeGroat, ECE, OSU1 Project Step 5 Step 2 in behavioral modeling. Use of procedures.

L26 – Datapath ALU implementation

1/8/ L23 Project Step 9 - Sequential Machine Copyright Joanne DeGroat, ECE, OSU1 Project Step 9 Beyond the ALU and Datapath. Sequential Machine.

1/8/ L7 Project Step 3Copyright Joanne DeGroat, ECE, OSU1 Project Step 3 Structural Modeling and the Generate Statement.

9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.

1/8/ L24 IEEE Floating Point Basics Copyright Joanne DeGroat, ECE, OSU1 IEEE Floating Point The IEEE Floating Point Standard and execution.

9/15/09 - L26 Shift RegistersCopyright Joanne DeGroat, ECE, OSU1 Shift Registers.

9/15/09 - L13 Technology Mapping & Verificaiton Copyright Joanne DeGroat, ECE, OSU1 Technology Mapping and Verification.

1/8/ Data Path Design & Control Copyright Joanne DeGroat, ECE, OSU1 Processor Data Paths - ALU and Registers Incorporating the ALU into a.

Department of Communication Engineering, NCTU 1 Unit 4 Arithmetic and Logic Units.

L20 – Register Set. The 430 Register Set  Not exactly a dual ported register set, but a dual drive register set.  Ref: text Unit 10, 17, 20 9/2/2012.

Lecture 5: Register Transfer & Micro-OpsOverview1.

1 ECE243 CPU Modification Lab. 2 You will add new insts to a CPU A CPU that implements mini ISA exists –you can compile it, load it onto DE2, run programs.

EE694v - Verification - Lect Lect 12,13,14 – 762 Testbenches Lets look at the EE 762 testbenches Look at stimulus generation techniques Look at response.

1/8/ L11 Project Step 5Copyright Joanne DeGroat, ECE, OSU1 Project Step 7 Behavioral modeling of a dual ported register set.

MICROPROCESSOR DETAILS 1 Updated April 2011 ©Paul R. Godin prgodin gmail.com.

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -1- Functional Verification of Hardware Designs EE764 – Functional Verification of Hardware.

Common Elements in Sequential Design. Lecture 3 topics  Registers and Register Transfer  Shift Registers  Counters Basic Counter Partial sequence counters.

1/8/ L25 Floating Point Adder Copyright Joanne DeGroat, ECE, OSU1 IEEE Floating Point Adder Using the IEEE Floating Point Standard for an.

1/8/ L11 Project Step 5Copyright Joanne DeGroat, ECE, OSU1 Project Step 6 Step 3 in behavioral modeling. Use of packages.

Implementing Combinational

Subtitle: How to design the data path of a processor.

Computer Design Basics

Modification that can be done to the datapath.

Arithmetic and Logic Units

Behavioral modeling of a dual ported register set.

The IEEE Floating Point Standard and execution units for it

Processor Data Paths -ALU and Registers

Modification that can be done to the datapath.

Copyright Joanne DeGroat, ECE, OSU

MicroBaby Datapath.

Copyright Joanne DeGroat, ECE, OSU

L21 – Register Set.

L25 – Datapath ALU.

MicroBaby Datapath.

Copyright Joanne DeGroat, ECE, OSU

IEEE Floating Point Adder

A floating point multiplier behavior model.

Step 2 in behavioral modeling. Use of procedures.

Computer Design Basics

The ARM Instruction Set

Beyond the ALU and Datapath. Sequential Machine Modeling exercise.

IEEE Floating Point Adder Verification

A floating point multiplier behavior model.

Behavioral modeling of a dual ported register set.

The IEEE Floating Point Standard and execution units for it

A floating point multiplier behavior model.

Copyright Joanne DeGroat, ECE, OSU

Step 2 in behavioral modeling. Use of procedures.

Step 3 in behavioral modeling. Use of packages.

L25 – Final Review AU 15 Final Exam – Classroom – Journalism 300

Beyond the ALU and Datapath. Sequential Machine Modeling exercise.

Presentation transcript:

1/8/ Extra CreditCopyright Joanne DeGroat, ECE, OSU1 PS3xcr Extra Credit Project Modification that can be done to the datapath.

1/8/ Extra CreditCopyright Joanne DeGroat, ECE, OSU2 Extra Credit  One writeup – 2 parts for extra credit  Each part can raise your final grade 1 ½ %  Part 1 – Add a shifter to the datapath  Part 2 – Beyond integrating a shifter, use the shifter to do integer multiplication (8-bit by 8- bit for a 16-bit result)

1/8/ Extra CreditCopyright Joanne DeGroat, ECE, OSU3 The architecture  Block diagram  Dashed line shows interface  Note added control signals and location of shift unit

1/8/ Extra CreditCopyright Joanne DeGroat, ECE, OSU4 From the writeup

1/8/ Extra CreditCopyright Joanne DeGroat, ECE, OSU5 The operations  Typical shift operations Logical shifts  Left, right Arithmetic shifts  Left and right Rotates left and right with carry and without carry

1/8/ Extra CreditCopyright Joanne DeGroat, ECE, OSU6 The writeup continued

1/8/ Extra CreditCopyright Joanne DeGroat, ECE, OSU7 Continued  The testbench for this will be on the web and has been modified to include the shift operation.

1/8/ Extra CreditCopyright Joanne DeGroat, ECE, OSU8 The second part  This part is a little more challenging  You modify the control by writing a procedure like shiftop to do integer multiplicaiton  The source for the operands are s1reg and s2reg with the result put back in s2reg  You will need a multiply control register for one of the operands which is already set up.

1/8/ Extra CreditCopyright Joanne DeGroat, ECE, OSU9 More info from the assignment

1/8/ Extra CreditCopyright Joanne DeGroat, ECE, OSU10 cont This is to test your modification

1/8/ Extra CreditCopyright Joanne DeGroat, ECE, OSU11 The bus cycle procedure  This procedure runs the busses and internal transfer of data

1/8/ Extra CreditCopyright Joanne DeGroat, ECE, OSU12 Example of use of procedure bus_cycle