Center for Materials for Information Technology an NSF Materials Science and Engineering Center Optical Lithography Lecture 13 G.J. Mankey

Slides:



Advertisements
Similar presentations
Malaviya National Institute of Technology
Advertisements

Chris A. Mack, Fundamental Principles of Optical Lithography, (c) 2007
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) 2007
Advanced Manufacturing Choices
Chapter 5 Lithography Introduction and application.
Center for Materials for Information Technology an NSF Materials Science and Engineering Center Advanced Optical Lithography Lecture 14 G.J. Mankey
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) Design Mask Aerial Image Latent Image Developed Resist Image Image in Resist PEB.
CHAPTER 9: PHOTOLITHOGRAPHY.
ECE/ChE 4752: Microelectronics Processing Laboratory
Photolithography PEOPLE Program July 8, Computer chips are made using photolithography Instead of drawing with a sharp tip, it uses light to transfer.
Lithography – Basic Concept
Photolithography. Outline Motivation History  Photolithography Methods and Theories  Preparation and Priming  Spin-Coating  Photoresists  Soft-baking.
Lecture 14 Taken in part from Chapters Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.
FUNCTIONAL CHEMICALS RESEARCH LABORATORIES Copyright(c) NIPPON KAYAKU Co., Ltd. 1 KAYAKU MicroChem. Co., Ltd. MicroChem. Corp. NIPPON KAYAKU Co., Ltd.
John D. Williams, Wanjun Wang Dept. of Mechanical Engineering Louisiana State University 2508 CEBA Baton Rouge, LA Producing Ultra High Aspect Ratio.
Effect of Resist Thickness
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Advanced Manufacturing Choices ENG Spring 2015, Class 6 Photolithography 6/9/2015.
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
EE143 – Ali JaveySlide 5-1 Section 2: Lithography Jaeger Chapter 2 Litho Reader.
Top Side Conductor vacuum deposition Aluminum sputter deposit in Argon plasma CVC 601-sputter deposition tool.
1 Microelectronics Processing Course - J. Salzman – Fall 2006 Microelectronics Processing Lithography.
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
Zarelab Guide to Microfluidic Lithography Author: Eric Hall, 02/03/09.
Wafer processing - I Clean room environment Semiconductor clean room: - controlled temperature (20ºC), air pressure, humidity (30%) - controlled airbone.
ACTFEL Alternating Current Thin Film Electroluminescent Lamps.
Lecture 10.0 Photoresists/Coating/Lithography. Semiconductor Fab Land$0.05 Billion Building$0.15 Billion Tools & Equipment $1 Billion Air/Gas Handling.
NANOSCALE LITHOGRAPHY MICHAEL JOHNSTON 4/13/2015.
Lecture 4 Photolithography.
Figure 2.1 Block diagram of a generic projection imaging system.
Nano-Electronics S. Mohajerzadeh University of Tehran.
Lithographic Processes
Top-down approach for formation of nanostructures: Lithography with light, electrons and ions Seminar Nanostrukturierte Festkörper, Martin Hulman.
Micro-fabrication.
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) Figure 1.1 Diagram of a simple subtractive patterning process.
Lithography Topics: Wafer exposure systems Photoresists
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
By Madhushankar 10 Step Patterning. Previous Classes Raw wafer preparation Wafer Fabrication Oxidation.
II-Lithography Fall 2013 Prof. Marc Madou MSTB 120
Top Down Method Photolithography Basics Author’s Note: Significant portions of this work have been reproduced and/or adapted with permission from material.
Center for Materials for Information Technology an NSF Materials Science and Engineering Center Nanolithography Lecture 15 G.J. Mankey
LITHOGRAPHY IN THE TOP-DOWN PROCESS - NEW CONCEPTS
Lecture 5 Optical Lithography. Intro For most of microfabrication purposes the process (e.g. additive, subtractive or implantation) has to be applied.
C Virginia Tech Basic Concepts Antireflective coating is used to prevent reflections from the chrome coming back into the resist –Occasionally AR.
Center for Materials for Information Technology an NSF Materials Science and Engineering Center Substrate Preparation Techniques Lecture 7 G.J. Mankey.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Lithography in the Top Down Method New Concepts Lithography In the Top-Down Process New Concepts Learning Objectives –To identify issues in current photolithography.
SU-8 is a polymer EPON SU-8
1 Overview of Fabrication Processes of MOSFETs and Layout Design Rules.
Photo lithography. Why? Add a photo sensitive layer ontop of a material. After treating with UV light, remove the affected areas. After processing (e.g.
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
Section 2: Lithography Jaeger Chapter 2 EE143 – Ali Javey.
C Virginia Tech Effect of Resist Thickness Resists usually do not have uniform thickness on the wafer –Edge bead: The build-up of resist along the.
C Virginia Tech Modulation Transfer Function.
Lithography. Lithography in the MEMS context is typically the transfer of a pattern to a photosensitive material by selective exposure to a radiation.
NANOSCALE LITHOGRAPHY, TECHNIQUES AND TECHNOLOGY EE 4611 DEHUA LIU 4/8/2016.
NANO-Lithography Name : DEKONG ZENG EE235 Spring 2007
Equipment and technological processes for manufacturing GaAs MMICs LITHOGRAPHY ONE TALK 3 1.
Wisconsin Center for Applied Microelectronics
Lithography.
Evanescent Wave Imaging Using Optical Lithography
BY SURAJ MENON S7,EEE,61.
Chapter 1 & Chapter 3.
Lithography Layout, Mask, photo.
LITHOGRAPHY Lithography is the process of imprinting a geometric pattern from a mask onto a thin layer of material called a resist which is a radiation.
Photoresists/Coating/Lithography
Laboratory: A Typical Lithography Process
Photolithography.
Presentation transcript:

Center for Materials for Information Technology an NSF Materials Science and Engineering Center Optical Lithography Lecture 13 G.J. Mankey

Center for Materials for Information Technology an NSF Materials Science and Engineering Center Lithography The transfer of a pattern to a material or patterning of a material by a printing process. In optical lithography, specific areas of a layer of photosensitive resist or photoresist are illuminated through a mask. The illuminated resist either becomes soluble in developer (positive resist) or insoluble (negative resist). The patterns can then be transferred to the substrate using subtractive or additive processes. We perform mainly single-layer processes to pattern materials. For multiple layer processes, the successive layers must be aligned relative to one another using a contact mask aligner or projection stepper.

Center for Materials for Information Technology an NSF Materials Science and Engineering Center Positive Resist Processing The layer of resist is exposed in specific areas through a mask. Development washes away exposed resist. In the additive process, material is deposited through the holes in the resist. For a subtractive process, material is removed by ion milling through the holes in the resist. In the final step, resist is removed. substrate photoresist UV Light mask Exposure Developing Ion Milling Finished Product Additive Subtractive Deposition

Center for Materials for Information Technology an NSF Materials Science and Engineering Center Negative Resist Processing substrate photoresist UV Light mask Exposure Baking 2nd Exposure Developing The layer of resist is exposed in specific areas through a mask. Baking helps to harden the exposed resist. A second exposure exposes the soft resist. Development washes away soft resist. Resist remains in the areas initially exposed through the mask.

Center for Materials for Information Technology an NSF Materials Science and Engineering Center Resolution Limit The minimum resolution of an optical element is given by the Raleigh criterion: k 1 is a constant that depends on the thickness and index of refraction of the photoresist (~0.6). is the wavelength of the radiation used to expose the resist. NA is the numerical aperture of the focusing optical elements (~0.5). The basic rule of thumb is that the minimum line width achievable is basically equal to the wave length of the incident radiation. We use the i-line from a Hg arc lamp which has a 365 nm wavelength. Shorter wavelengths are available, with the current limit below 200 nm.

Center for Materials for Information Technology an NSF Materials Science and Engineering Center Photoresist Coating Photoresist is coated onto the substrate using a spinner, which rotates the substrate up to 10,000 rpm while resist is placed on the surface using a dropper. We normally use Shipley positive resist. The thickness of resist is a function of concentration (viscosity) and rotation speed. A set of spin-curves should first be made to find the parameters for producing resist coating within the desired range of thickness and uniformity. Typical resist thickness is of the order of 100 nm, and the ellipsometer is the ideal tool for determining thickness. Resist is usually prebaked for a short period of time prior to exposure through a mask.

Center for Materials for Information Technology an NSF Materials Science and Engineering Center Resist Exposure The resist is exposed though the mask using the mask aligner. The vacuum contact method is best since it insures a good contact between mask and photoresist. The light intensity should first be checked using the photometer. Light intensity is controlled by adjusting the discharge current in the lamp. Exposure time is controlled by the aligner, and a series of exposures is necessary to optimize exposure time to achieve the desired resolution and aspect ratio. Array masks are available with lines and bars from tens of micrometers wide down to bars and dots 0.7 micrometers in size. Resist is then developed by immersing the substrate into developer solution. After a hard bake, the resulting resist pattern should be measured using the AFM. The optimized process can then be applied to additive or subtractive materials processing.

Center for Materials for Information Technology an NSF Materials Science and Engineering Center Process Parameters The process parameters should be optimized to produce the desired resist patterns: –Resist concentration. –Spinner speed and time. –Pre-exposure bake temperature and time. –Exposure intensity and time. –Developer concentration and time. –Post developing hard bake. Resulting pattern –Edge and corner definition. –Pattern replication. –Resolution / minimum feature size. –Aspect ratio.