Lab 2 : Overview Combinational System.

Slides:

Advertisements

Similar presentations

5.4 Decoders A decoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes.

Advertisements

Electrical and Computer Engineering MIDI Note Number Display UGA Presentation and Demo ECE 353 Lab B.

Our First Real System.

Digital Logic Circuit Analysis & Design 王军王军王晓东.

Programmable Logic Devices

EE 316 Computer Engineering Junior Lab Project 1: Traffic Light Controller.

Laboratory 5: Introduction to LabVIEW. Overview Objectives Background Materials Procedure Report / Presentation Closing.

Arduino. Arduino is a tool for making computers that can sense and control more of the physical world than your desktop computer. It's an open-source.

Lab 4 Preview Friday, 18 August. SEQUENTIAL CIRCUITS Design Using Flip-flops Review of Digital I.

1 Forging new generations of engineers. 2 DESIGN EXAMPLE “Date of Birth Problem”

Combinational Logic Design

Design a Voltmeter Experiment 19. Goal Design a circuit that displays the value of unknown voltage between certain voltage ranges. – The unknown voltage.

In this module you will learn: What the various logic gates do. How to represent logic gates on a circuit diagram. The truth tables for the logic gates.

Figure 1.1 The Altera UP 3 FPGA Development board

Introduction to Digital Design Lab Project

Digital Logic Lecture 08 By Amr Al-Awamry. Combinational Logic 1 A combinational circuit consists of an interconnection of logic gates. Combinational.

Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.

Advanced Digital Circuits ECET 146 Week 3 Professor Iskandar Hack ET 221B,

ENGR 1181 First-Year Engineering Program College of Engineering Engineering Education Innovation Center First-Year Engineering Program Solar Energy Meter.

1 Applied Control Systems Technology. 2 Pin configuration Applied Control Systems.

Welcome to the Real World. What to do ? Input from the mangonel sensors Input expected by the software.

COE4OI5 Engineering Design Chapter 2: UP2/UP3 board.

Adders and Multipliers Review. ARITHMETIC CIRCUITS Is a combinational circuit that performs arithmetic operations, e.g. –Addition –Subtraction –Multiplication.

Lecture #3 Page 1 ECE 4110– Sequential Logic Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.No Class Monday, Labor Day Holiday 2.HW#2 assigned.

ENG241/ Lab #41 ENG2410 Digital Design LAB #4 Design of Combinational Logic “The Trip Genie”

Comments on Lab #4 Annotating Timing Diagrams Draw viewer’s attention to the points you are trying to show / verify –Important output states glitch or.

Advanced Digital Circuits ECET 146 Week 4 Professor Iskandar Hack ET 221G,

Advanced Digital Circuits ECET 146 Week 2 Professor Iskandar Hack ET 221B,

Lab 3 : Multiplier Overview.

1 Combinational Logic Design Digital Computer Logic Kashif Bashir

LAB #2 Xilinix ISE Foundation Tools Schematic Capture “A Tutorial”

Unit 8 Combinational Circuit Design and Simulation Using Gates Fundamentals of Logic Design by Roth and Kinney.

Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.

Beath High School - Int 1 Physics1 Intermediate 1 Physics Electronics Glossary AND gate to device digital signals to inverter LDR to logic circuit logic.

Chapter 0 - reVieW Combinational Logic Circuit, Combinational Logic Circuit, Propagation Delay, Propagation Delay, Programmable Logic. Programmable Logic.

Design a Photoflash Charging Circuit.  Not in the lab manual. It is posted on the course Scholar site.

COE4OI5 Engineering Design Chapter 1: The 15 minutes design.

ENG241/ Lab #11 ENG2410 Digital Design LAB #1 Introduction Combinational Logic Design.

1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.

LAB 0 : OVERVIEW. Max+Plus II Fill in particulars License will be provided within 12 hrs.

Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.

Chapter 0 – Week 2 Combinational Logic Design. What have been discussed Design hierarchy –Top – down –Bottom – up CAD HDL Logic synthesis.

S3 INNOVATION ELECTRONICS. LESSON TITLE: ELECTRONICS Learning Intention: To understand when to use different types of logic gates Activity: Building own.

Introduction to LabVIEW

An introduction to PIC’s for KS3 and KS4. Mr Rooks Hetton School.

DIGITAL 2 EKT 221 Date : Lecture : 2 hrs. Today’s Outline:  Multi-Level Combinational Logic  Lab1 – Overview (refer to Altera UP2 Manual)

Casne.ncl.ac.uk Taking care of the CrumbleBot Please do NOT stress the robot's motors 1.Do NOT push the robot 2.Do NOT hold the.

Copyright © 2007 by Pearson Education 1 UNIT 6A COMBINATIONAL CIRCUIT DESIGN WITH VHDL by Gregory L. Moss Click hyperlink below to select: Tutorial for.

Electronic Instrumentation Project 204 Project Name: Light Level Monitor Student #1: Name ID Student #2: Name ID Student #3: Name ID.

1 Transistor. 2 Transistors are used to turn components on and off They come in all different shapes and sizes.

EGR 2131 Unit 4 Combinational Circuits: Analysis & Design

Logic Gates Binary Day 3 PEOPLE 2016.

Purpose of This Minilab

LAB #3 Design of Combinational Logic “The Trip Genie”

Figure 1.1 The Altera UP 1 CPLD development board.

Lab 2 : Overview Combinational System.

Arduino Development for Beginners

Introduction to Handshaking Communication with SSC-32U

Combinational Logic Design

Lab02 :Logic Gate Fundamentals:

Basic Digital Logic.

ECE 4110–5110 Digital System Design

Combinational Circuit Design

Introduction to Handshaking Communication with SSC-32

LAB #1 Introduction Combinational Logic Design

Logic Gates Practical Objective: to develop an understanding of logic circuits and truth tables.

Design Example “Date of Birth Problem”

Digital Logic Experiment

Prof. Onur Mutlu ETH Zurich Spring March 2019

2019 Investing Now Summer Program

Presentation transcript:

Lab 2 : Overview Combinational System

LAB2 : Combinational Logic A car park owner at a local shopping complex have asked for your assistance to design a sub-system that would indicate him whether his VIP car park area is full or otherwise. The reason for this request is to avoid future embarrassment on his side when facing those rich and famous and rejecting them a place to park AFTER those cars have entered into that area.

LAB2 : Combinational Logic The VIP car park area has a maximum fitting of 15 luxurious cars. There are already sensors and other systems built for other purposes. What he wants you to do is to add the existing system with a sub-system that would warn him the exact amount of space left for him for easier handling.

LAB2 : Combinational Logic The requirements he wants: If no cars parked; then an “EMPTY” light and a “GREEN” light will appear. If there are between 1≤cars≤10 ; then only the “GREEN” light is ON. When there are more than 10 but less than 13 cars ; a “YELLOW” light will appear and also a display will show the owner the amount of space left. When his parking lots remain 2, a “RED” warning light will flash. The display will still show the amount left. When all his spaces have been used up, the “RED” light and a “FULL” indicator will appear. The car park owner would pay you handsomely if you could prepare this sub-system to avoid future embarrassment.

LAB2 : Combinational Logic GREEN RED YELLOW EMPTY FULL Combinational System a-g input (0..15 cars) Car 0 : EMPTY, GREEN Car 1-10 : GREEN Car 11-12 : YELLOW, 7 SEGMENT Car 13-14 : RED, 7 SEGMENT Car 15 : RED, FULL, 7 SEGMENT

LAB2 : Combinational Logic STEP 1 : Identify Input & Output then create a truth table STEP 2 : Draw K-Map for each output STEP 3 : Obtain minterms from K-Map STEP 4 : Draw Schematic Circuit STEP 5 : Transfer your diagram into Altera Graphic Editor STEP 6 : Simulate using waveform editor STEP 7 : Once the simulation is successful (meaning your design behave like you want it to be), then configure/assign the pin for connection. STEP 8 : Download to Altera UP2 STEP 9 : Verify your design behaviour

LAB2 : Combinational Logic Step 1-4 : Up to schematic diagram (do it before entering the Lab) Step 5-8 : Do it in your lab. Expansion Slot Byte-Blaster Cable Altera UP2 Board Breadboard Max+Plus II Software Jumper Wire Empty Indicator Full Indicator

LAB2 : Combinational Logic STEP 8 : Download to Altera UP2 Use the Flex Switch for input (4 bit) Use the Flex external slot pin to connect to external LED’s (Green, Yellow, Red) The external LED’s is mounted on a breadboard Use the Flex external slot pin to connect to internal LED’s (Empty and Full) BONUS Marks – display “F”-Full or “E”-Empty at FLEX Digit 1, 7 segment instead of LED’s. Use the Flex Digit 2, 7-Segment to display the available parking space.

Thank You