Improving Networks Worldwide. UNH InterOperability Lab Serial ATA (SATA) Clause 8: OOB and Phy Power States.

Slides:



Advertisements
Similar presentations
Computer Architecture
Advertisements

INPUT-OUTPUT ORGANIZATION
Umut Girit  One of the core members of the Internet Protocol Suite, the set of network protocols used for the Internet. With UDP, computer.
1 Agenda TMA2 Feedback TMA3 T821 Bock 2. 2 Packet Switching.
Different TCP Flavors CSCI 780, Fall TCP Congestion Control Slow-start Congestion Avoidance Congestion Recovery Tahoe, Reno, New-Reno SACK.
William Stallings Data and Computer Communications 7th Edition
Improving Networks Worldwide. UNH InterOperability Lab Serial ATA (SATA) Clause 9 Considerations.
SATA Protocol Training
Improving Networks Worldwide. UNH InterOperability Lab Serial Advanced Technology Attachment (SATA) Application Layer.
Ch. 9 – Basic Router Troubleshooting CCNA 2 version 3.0.
Improving Networks Worldwide. UNH InterOperability Lab SATA Chapters 11 and 12 Device Command Layer Protocols.
Distributed systems Module 2 -Distributed algorithms Teaching unit 1 – Basic techniques Ernesto Damiani University of Bozen Lesson 3 – Distributed Systems.
1 Chapter Six - Errors, Error Detection, and Error Control Chapter Six.
Chapter 6: Errors, Error Detection, and Error Control
Data Communications Architecture Models. What is a Protocol? For two entities to communicate successfully, they must “speak the same language”. What is.
Chapter 6 Errors, Error Detection, and Error Control
16: Distributed Systems1 DISTRIBUTED SYSTEM STRUCTURES NETWORK OPERATING SYSTEMS The users are aware of the physical structure of the network. Each site.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Senior Design I Lecture 10 - Data Communications.
INPUT-OUTPUT ORGANIZATION
Embedded Systems Design
1 Semester 2 Module 2 Introduction to Routers Yuda college of business James Chen
The University of New Hampshire InterOperability Laboratory Serial ATA (SATA) Protocol Chapter 10 – Transport Layer.
Data Communications and Networks
ICMP (Internet Control Message Protocol) Computer Networks By: Saeedeh Zahmatkesh spring.
Improving Networks Worldwide. UNH InterOperability Lab Serial Attached SCSI (SAS) Clause 6.
AHCI: ATAport Miniport Example. Outline AHCI Features Goals Basics AHCI ATA Miniport Design Philosophy Memory Structures and Resources Enumeration IO.
1 © NOKIA Web Service Reliability NOKIA. 2 © NOKIA Content What is reliability ? Guaranteed Delivery Duplicate Elimination Ordering Crash tolerance State.
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 43 – The Network Interface Card (NIC)
Chapter 7 Low-Level Protocols
Data Link Control Protocols Dr. Muazzam A. Khan. Flow Control Ensuring the sending entity does not overwhelm the receiving entity —Preventing buffer overflow.
SpaceWire Plug and Play Glenn Rakow – NASA-GSFC, Greenbelt, MD Pat McGuirk – Micro-RDC, Albuquerque, NM Cliff Kimmery – Honeywell Inc., Clearwater FL Paul.
Department of Electronic Engineering City University of Hong Kong EE3900 Computer Networks Introduction Slide 1 A Communications Model Source: generates.
 An ISO is a multi national body dedicated to worldwide agreement on international standards.  An ISO standard that covers all aspects of network communications.
Cisco S2 C4 Router Components. Configure a Router You can configure a router from –from the console terminal (a computer connected to the router –through.
The OSI Model.
Data Communications Implementation Team (DCIT)
Reliable Communication in the Presence of Failures Based on the paper by: Kenneth Birman and Thomas A. Joseph Cesar Talledo COEN 317 Fall 05.
جلسه هشتم شبکه های کامپیوتری به نــــــــــــام خدا.
MODULE I NETWORKING CONCEPTS.
Improving Networks Worldwide. UNH InterOperability Lab Serial Attached SCSI (SAS) Testing.
The Data Link Layer Goal –As reliable as possible, efficient communication Point-to-Point –single connection –bits arrive in order sent Not necessarily.
Improving Networks Worldwide. UNH InterOperability Lab Serial Attached SCSI (SAS) Clause 7.
Concerns about ATAPI devices using SATA bridges Mark Hartney Silicon Image August 19, 2003 T13 document e013131r0.
Data Communications & Computer Networks, Second Edition1 Chapter 6 Errors, Error Detection, and Error Control.
Chapter 6: Errors, Error Detection, and Error Control Data Communications and Computer Networks: A Business User’s Approach Third Edition.
D ISCOVERING IDE D EVICES. IDE OVERVIEW The hard drive controller is responsible for converting signals made by the system CPU to signals that the hard.
T13 E00164R0 Cable Detection Issues in D1410R1 Kent H. Pryor Quantum Corporation December 8, 2000 E00164R0.
Prepared by Engr.Jawad Ali BSc(Hons)Computer Systems Engineering University of Engineering and Technology Peshawar.
Lecture 2 Physical Layer Standards. DTE-DCE INTERFACE Two terms are important in computer networking: – Data terminal equipment(DTE) – Data circuit-terminating.
FUNDAMENTALS OF NETWORKING
NERC Lessons Learned Summary LLs Published in September 2015.
Improving Networks Worldwide. UNH InterOperability Lab Serial Attached SCSI (SAS) Clause 5 Considerations.
Protocol Layering Chapter 11.
1 COMPUTER ARCHITECTURE (for Erasmus students) Assoc.Prof. Stasys Maciulevičius Computer Dept.
12006 MAPLD International ConferenceSpaceWire 101 Seminar SpaceWire Plug and Play (PnP) 2006 MAPLD International Conference Washington, D.C. September.
CABLING SYSTEM WARRANTY REGISTRATION. PURPOSE OF CABLING REGISTRATION.
ECE 456 Computer Architecture Lecture #9 – Input/Output Instructor: Dr. Honggang Wang Fall 2013.
Data Communication Network Models
Data and Computer Communications Data Link Control Protocols.
The World Leader in High Performance Signal Processing Solutions SD/SDIO Introduction Cliff Cai.
TCP/IP Protocol Suite Suresh Kr Sharma 1 The OSI Model and the TCP/IP Protocol Suite Established in 1947, the International Standards Organization (ISO)
Status and Plans for Xilinx Development
Native Command Queuing (NCQ). NCQ is used to improve the hard disc performance by re-ordering the commands send by the computer to the hard disc drive.
Exposing Link-Change Events to Applications
Serial mode of data transfer
Chapter 11 Designing Inputs, Outputs, and Controls.
Serial Communication Interface: Using 8251
Protocol Basics.
ATA over internet.
Module 9 Troubleshooting.
Presentation transcript:

Improving Networks Worldwide. UNH InterOperability Lab Serial ATA (SATA) Clause 8: OOB and Phy Power States

2 SATA Clause 8 Presentation Topics Interface Power States Asynchronous Signal Recovery OOB and Signature FIS return Power-On Sequence State Machine

3 SATA Clause 8 Interface Power States Serial ATA interface power states are controlled by: –The device –The host controller There are three Interface Power States (see table on next slide)

4 SATA Clause 8 Interface Power States

5 SATA Clause 8 Asynchronous Signal Recovery Is optional Phys may support ASR for applications where the usage model of device insertion into a receptacle (power applied at the time of insertion) does not apply

6 SATA Clause 8 Asynchronous Signal Recovery What happens: –When a signal is lost, both the host and device can attempt to recover it –Loss of signal can be determined by the host or device. –Loss of signal is represented as a transition from PHYRDY to PHYRDYn (associated with entry into states LS1: NoCommErr or LS2: NoComm within Link Layer)

7 SATA Clause 8 Asynchronous Signal Recovery What happens (continued) –Note: negation of PHYRDY does not always mean a loss of signal –Recovery of signal is associated with exit from state LS2: NoComm –Either the device or host will attempt to recover the signal

8 SATA Clause 8 Asynchronous Signal Recovery Device: –If the device attempts to recover the signal before the host, it will issue a COMINIT –The device will return its signature following completion of the OOB sequence which included COMINIT

9 SATA Clause 8 Asynchronous Signal Recovery Host: –If a host supports ASR, upon receiving an unsolicited COMINIT from the device, it will issue a COMRESET (to the device) Note: –Unsolicited COMINIT: A COMINIT that was not in response to a preceding (immediately before) COMRESET

10 SATA Clause 8 Asynchronous Signal Recovery Host: –When COMRESET is sent to the device in response to an unsolicited COMINIT: Host shall set Status register to 7Fh Host shall set all other Shadow Command Block Registers to FFh –When COMINIT is received in response to COMRESET (associated with entry into state HP2B:HR_AwaitNoCOMINIT) Shadow Status register value shall be set to FFh or 80h to reflect that a device is attached

11 SATA Clause 8 Unsolicited COMINT usage Informative Issuing COMRESET to a device causes it to lose software settings –If software settings preservation is supported (SSP), this will not happen If COMRESET was due to ASR and legacy mode software is in use –Software does not replace lost software settings

12 SATA Clause 8 Unsolicited COMINT usage Note: –Issuing a non-commanded COMRESET to the device should be minimized –Want to ensure correct operation with legacy mode software –Avoid inadvertent loss of critical software settings

13 SATA Clause 8 Unsolicited COMINT usage Original use was only for when the signal is lost between the host and device Host (based on Host Phy Initialization Stat Machine) shall assume when receiving an unsolicited COMINIT: –A new device was connected OR –The cable was unplugged and communication was lost to the device

14 SATA Clause 8 Unsolicited COMINT usage Proper Host response to an unsolicited COMINIT is to issue a COMRESET –This will put the device into a known state When device issues an unsolicited COMINIT and the host responds with COMRESET, the software settings of the device could be changed –Legacy mode software might not recover

15 SATA Clause 8 Unsolicited COMINT usage The device should only issue an unsolicited COMINIT when: –Phy voltage threshold falls below the minimum value OR –Last resort in error recovery This will minimize potential exposure to software loss issues

16 SATA Clause 8 OOB and Signature FIS return Informative What happens: –After an OOB sequence –Only if the device recognized COMRESET during the OOB –Happens with devices compliant to older revisions of SATA specification –Result: devices may send a Register – Device to Host FIS with the device signature

17 SATA Clause 8 OOB and Signature FIS return Solution: –For compatibility with older devices –Host may ensure a system power-on event Device always receives a valid COMRESET after power is determined good at the device –Note: hot plug aware software will ensure device always receives a COMRESET on a hot plug event

18 SATA Clause 8 OOB and Signature FIS return One specific solution: –Host workaround –Perform following software procedure when determining device presence (on next slide) –Note: other methods for ensuring the device receives a COMRESET in these conditions are possible

19 SATA Clause 8 OOB and Signature FIS return Possible Solution:

20 SATA Clause 8 Power-On Sequence State Machine Consist of State Diagrams Specify expected behavior of the host and device Phy from power-on to establishment of an active communication channel

21 SATA Clause 8 Power-On Sequence State Machine In states where: – the Phy relies on detection of received ALIGN p primitives OR –comma sequences for state transitions Phy shall: – ensure accurate detection of received ALIGN p primitives at the compatible signaling rate (continued on next slide)

22 SATA Clause 8 Power-On Sequence State Machine Phy shall: –Have adequate implementation safeguards to ensure no misdetection of ALIGN p