Nis, 24. March 2006 Experiences on new courses: Embedded Systems and Micro-Architectures Prof. dr Mile Stojčev, Prof. dr Goran Lj. Djordjevic Faculty of.

Slides:



Advertisements
Similar presentations
Digital System Design Subject Name : Digital System Design Course Code : IT-314.
Advertisements

SOC Design: From System to Transistor
ENEL111 Digital Electronics
ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.
Give qualifications of instructors: DAP
Nis, March 4th, 2005Public Reporting on Project Results Review of Activities of Working Group for Computer Architecture Mile Stojcev Oliver Vojinovic Faculty.
CS 151 Digital Systems Design Lecture 37 Register Transfer Level
CSE 670 Embedded System Design Using FPGAs Prof. Richard E. Haskell 115 Dodge Hall.
CSCE 611: Conceptual Modeling Tools for CAD Course goals: –Design and verification methodologies for large-scale digital systems using industrial tools.
ECE Lecture 1 1 ECE 3561 Advanced Digital Design Department of Electrical and Computer Engineering The Ohio State University.
George Mason University ECE 448 – FPGA and ASIC Design with VHDL Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts,
ECE 232 L1 Intro.1 Adapted from Patterson 97 ©UCBCopyright 1998 Morgan Kaufmann Publishers ECE 232 Hardware Organization and Design Lecture 1 Introduction.
(1) Introduction © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.
ELEC516/10 course_des 1 ELEC516 VLSI System Design and Design Automation Spring 2010 Course Description Chi-ying Tsui Department of Electrical and Electronic.
Design methodology.
CSET 4650 Field Programmable Logic Devices
Electronic Design Automation. Course Outline 1.Digital circuit design flow 2.Verilog Hardware Description Language 3.Logic Synthesis –Multilevel logic.
DOP - A CPU CORE FOR TEACHING BASICS OF COMPUTER ARCHITECTURE Miloš Bečvář, Alois Pluháček and Jiří Daněček Department of Computer Science and Engineering.
Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.
CS-2710 Computer Organization Dr. Mark L. Hornick web: faculty-web.msoe.edu/hornick – CS-2710 info syllabus, homework, labs… –
Shashi Kumar 1 Logic Synthesis: Course Introduction Shashi Kumar Embedded System Group Department of Electronics and Computer Engineering Jönköping Univ.
Introduction ENGIN 341 – Advanced Digital Design
ENG3050 Embedded Reconfigurable Computing Systems General Information Handout Winter 2015, January 5 th.
1 Digital System Design Subject Name : Digital System Design Course Code : IT- 308 Instructor : Amit Prakash Singh Home page :
Principles Of Digital Design Chapter 1 Introduction Design Representation Levels of Abstraction Design Tasks and Design Processes CAD Tools.
EEL4712 Digital Design. Instructor Dr. Greg Stitt Office Hours: TBD (Benton 323) Also, by appointment.
Follow-up Courses. ECE Department MS in Electrical Engineering MS EE MS in Computer Engineering MS CpE COMMUNICATIONS & NETWORKING SIGNAL PROCESSING CONTROL.
40551 Logic Synthesis Optimization Dr. Yaser M. Agami Khalifa Fall 2004 Lecture # 1.
Digital Design and Computer Architecture Dr. Robert D. Kent LT Ext Lecture 1 Introduction.
TO THE COURSE ON DIGITAL DESIGN FOR INSTRUMENTATION TO THE COURSE ON DIGITAL DESIGN FOR INSTRUMENTATION.
COE 405 Design and Modeling of Digital Systems
ENG241 Digital Design Week #4 Combinational Logic Design.
ELEC692/04 course_des 1 ELEC 692 Special Topic VLSI Signal Processing Architecture Fall 2004 Chi-ying Tsui Department of Electrical and Electronic Engineering.
ACOE361 – Digital Systems Design. Useful information Instructor: Lecturer K. Tatas Office hours: Mo5, Tu3, We6-8, Fri5 Prerequisites: ACOE201 (ACOE161)
EEL4712 Digital Design. Instructor Dr. Greg Stitt Office Hours: M Period 3, W Period 4 Subject to change.
CSE477 L00 ReadMe.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Read Me Mary Jane Irwin ( ) Vijay.
Chapter 0 deSiGn conCepTs EKT 221 / 4 DIGITAL ELECTRONICS II.
Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.
George Mason University Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts, and VHDL Code ECE 448 Lecture 6.
HARDWARE DESCRIPTION LANGUAGE (HDL). What is HDL? A type of programming language for sampling and modeling of electronic & logic circuit designs It can.
Introduction to VHDL Simulation … Synthesis …. The digital design process… Initial specification Block diagram Final product Circuit equations Logic design.
CEC 220 Digital Circuit Design Wednesday, January 7 CEC 220 Digital Circuit Design Slide 1 of 12.
ELEE 4303 Digital II Introduction to Verilog. ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog.
04/26/20031 ECE 551: Digital System Design & Synthesis Lecture Set : Introduction to VHDL 12.2: VHDL versus Verilog (Separate File)
CS151 Introduction to Digital Design Noura Alhakbani Prince Sultan University, College for Women.
Digital Design Using VHDL and PLDs ECOM 4311 Digital System Design Chapter 1.
Teaching Digital Logic courses with Altera Technology
ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.
Introduction to Computer Architecture Dr. Ahmed El-Bialy Dr. Sahar Fawzy Dr. Sahar Fawzy
1 Digital Logic Design (41-135) Introduction Younglok Kim Dept. of Electrical Engineering Sogang University Spring 2006.
Course Overview Stephen M. Thebaut, Ph.D. University of Florida Software Engineering.
Algorithmic State Machine (ASM) Charts: VHDL Code & Timing Diagrams
1 Introduction to Engineering Spring 2007 Lecture 18: Digital Tools 2.
Combinational Logic Design
Digital System Design An Introduction to Verilog® HDL
ECE 448 Lecture 6 Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts, and VHDL Code.
ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.
Logic and Computer Design Fundamentals
RTL Design Methodology
EEL4930/5934 Reconfigurable Computing
T Computer Architecture, Autumn 2005
ECNG 1014: Digital Electronics Lecture 1: Course Overview
HDL Hardware Description Language
VHDL Introduction.
ECE 448 Lecture 6 Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts, and VHDL Code.
ECE 448 Lecture 6 Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts, and VHDL code ECE 448 – FPGA and ASIC Design.
ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.
EEL4930/5934 Reconfigurable Computing
CPE 626 Advanced VLSI Design, Spring 2002 Admin
Presentation transcript:

Nis, 24. March 2006 Experiences on new courses: Embedded Systems and Micro-Architectures Prof. dr Mile Stojčev, Prof. dr Goran Lj. Djordjevic Faculty of Electronic Engineering, University of Nis

Nis, 24. March 2006 Outline – Micro-Architecutres Course Description and Goals Course Contents Prerequisites and Course Level Textbooks Class Hours Homeworks Exams Layout of Seminar work Student Workload Novelties in Teacher Engagement

Nis, 24. March 2006 Intention: This course introduces the students to design of combinational and sequential logic circuits, as well as small to medium digital systems consisting of multiple components such as a controller and datapath at register-transfer level (RTL) of abstraction using a Hardware Description Language (HDL). Micro-Architecutres Course Description and Goals

Nis, 24. March 2006 Micro-Architecutres Course Description and Goals Goals: The objectives of this course are to provide students with a working knowledge required to: Develop digital system designs in VHDL at behavioral, register-transfer, and structural levels; and to verify their designs via HDL simulation. Build the individual components of a digital system, and how to put them together in constructing a digital system. Create digital circuits using commercial Computer- Aided-Design (CAD) tools

Nis, 24. March 2006 Micro-Architecutres Course Contents The course is divided in three parts: Implemetation styles and design methodologies, VHDL, RTL design

Nis, 24. March 2006 Micro-Architecutres Course Contents Implemetation styles and design methodologies: Introduces the design options and implementation techniques available for the design of modern digital systems (standard IC, PLD, ASIC), and explains the important trade-offs between different implementation styles Introduces levels of abstraction used to represent digital systems, and explains top-down design methodology emphasising importance of hierarchy in the design of complex digital systems and the role of CAD concepts and tools.

Nis, 24. March 2006 Micro-Architecutres Course Contents VHDL: Introduces basic VHDL language constructs and concepts needed for behavioral, RTL and structural VHDL modeling for synthesis. Presents guidelines for VHDL synthesis of combinational and register components and state machine design (FSM and ASM). Provides introduction to pre-synthesis simulation, testbenches, and design verification using VHDL simulator.

Nis, 24. March 2006 Micro-Architecutres Course Contents RTL Design: How to design a digital system from an algorithmic description of a problem in top-down approach. Design hierarchy and decomposition. Data path design and sequential design using the ASM charts. Top-down design methodology in VHDL.

Nis, 24. March 2006 Micro-Architecutres Prerequisites and Course Level The requirements for this course include: Fundamentals of Electronics, Digital Logic Circuits

Nis, 24. March 2006 Micro-Architecutres Prerequisites and Course Level Students should be familiar with: Number systems, Boolean postulates, Logic minimization, Combinational logic functions (adders, multiplexers, decoders, comparators, etc.), Flip-flops, Sequential logic functions (registers, counters, shift registers, memory, etc. ), State machines, state diagrams and state tables

Nis, 24. March 2006 Micro-Architecutres Prerequisites and Course Level Typical Student and Web site. A typical student in this course will be a second year undergraduate student in Electrical Engineering. You may view specific course descriptions in greater details by going to the web site.

Nis, 24. March 2006 Micro-Architecutres Textbooks Required textbook: Circuit Design with VHDL, by Volenei Pedroni, MIT Press Additional Recommended Textbooks: 1)VHDL, Programming by Example, by Douglas Perry; 2)Fundamentals of Digital Logic with VHDL Design, by Stephen Brown and Zvonko Vranesic, McGraw- Hill;

Nis, 24. March 2006 Micro-Architecutres Homeworks There are five homeworks distributed throughout the semester. These homeworks are intended to familiarize students with the material covered in lecture. These homeworks are designed to strengthen the students’ knowledge of VHDL and prepare them for the final project. All homeworks must be completed individually

Nis, 24. March 2006 Micro-Architecutres Seminar work - Example Sequential divider Design a digital system that implements the traditional long-hand division. Given two unsigned n-bit numbers A and B, design a circuit that produces two n-bit outputs Q and R, where Q i quotient A/B and R i remainder. The procedure is illustrated …

Nis, 24. March 2006 Micro-Architecutres Seminar work - Example 1. Begin with software algorithm 2. Perform initial optimizations. R = 0; for C = 0 to N-1 do (R,A) = (R,A) << 1; if(R ≥ B) then Q C = 1; R = R - B; else Q C = 0; end if; end for; R = 0; for C = 0 to N-1 do (R,A) = (R,A) << 1; if(R ≥ B) then Q = (Q << 1) 1 ; R = R - B; else Q = (Q << 1) 0 ; end if; end for; R = 0; C = N-1; do (R,A) = (R,A) << 1; if(R ≥ B) then Q = (Q << 1) 1 ; R = R - B; else Q = (Q << 1) 0 ; end if; while(C≥0);

Nis, 24. March 2006 Micro-Architecutres Seminar work - Example 3. Convert software algorithm into functional ASM diagram. 4. Optimization (state and register minimization)

Nis, 24. March 2006 Micro-Architecutres Seminar work - Example 5. Data path design

Nis, 24. March 2006 Micro-Architecutres Seminar work - Example 6. Convert functional ASM into control unit ASM

Nis, 24. March 2006 Micro-Architecutres Seminar work - Example 7. Write VHDL code 8. Simulation 9. Document the design datapath.vhd LIBRARY ieee; 3 USE ieee.std_logic_1164.all; ENTITY datapath IS 6 PORT (a,b : IN STD_LOGIC_VECTOR(7 DOWNTO 0); 7 rsel,lr,er,la,ea,eb,eq,lc,ec,rst,clk : IN STD_LOGIC; 8 cout,z : OUT STD_LOGIC; 9 q,r : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)); 10 END datapath; ARCHITECTURE structure OF datapath IS COMPONENT shift IS 15GENERIC (N : INTEGER); 16...

Nis, 24. March 2006 Micro-Architecutres Grading All activities are obligatory Homeworks15 pts. Final Project25 pts. Writing Part30 pts. OralPart30 pts. Minimal points for each activity should be 50%

Nis, 24. March 2006 Micro-Architecutres Student Workload The syllabus for this course presumes 15 weeks to the semester with 170 hours workload: The class meets 2 hours per week. 3 hours of laboratory work 3 hours of homework per week 2 hours discussion sections once per week. Over the first 13 weeks of the semester the total student workload is about hours. Students are also expected to work for about 60 hours to complete a design project and prepare the final examination.

Nis, 24. March 2006 Micro-Architecutres Workload Allocation 15 x 2 = 30 hours – lectures 13 x 3 = 39 hours – laboratory work 13 x 3 = 39 hours – homeworks 20 hours to complete a design project 40 hours to prepare the final examination Total 168 hours what corresponds to 6 ECTS Units (i.e. 28 hours per ECTS Unit)

Nis, 24. March 2006 Micro-Architectures Novelties in Teacher Engagement For the theoretical part of the course writing material (translated and adapted) is prepared PowerPoint presentations for all lectures is available Homeworks and final projects for each student are defined in advance Two hours of additional discussion sections per week Presentation and writing material of the course are available at

Nis, 24. March 2006 Outline – Embedded Systems Course Description and Goals Prerequisites and Course Level Textbooks Class Hours Homeworks Exams Layout of Seminar work Student Workload Novelties in Teacher Engagement

Nis, 24. March 2006 Intention: This course introduces the students to embedded systems design techniques and methods beginning with introduction of the basic concepts, importance and application areas to complex networked embedded systems design. Embedded Systems Course Description and Goals

Nis, 24. March 2006 Embedded Systems Course Description and Goals Subject: The course is concerned with advanced aspects of embedded systems as information processing systems that are embedded into a larger product and that are normally not directly visible to the user. It presents numerous tradeoffs in design and implementation, system interaction, realization, and trends that will affect future systems.

Nis, 24. March 2006 Embedded Systems Course Description and Goals The Main Themes. Topics covered in lectures include: Specifications of Embedded Systems, Design Methodologies of Embedded Systems, Embedded System Hardware, Embedded Operating Systems and Middleware, Hardware/Software Co-Design, IP Reusability, Validation, and Applications.

Nis, 24. March 2006 Embedded Systems Course Description and Goals The Goals: The goal of this course is to teach the basic techniques of HDL model generation of parameterized reconfigurable architectures. At the end of the course, the students will have the designed and presented domain specific processors, mixed circuit design solutions, system- on-chip designs, and networked embedded systems with specifications close to state of the art.

Nis, 24. March 2006 Embedded Systems Course Description and Goals Portions of the Goals: Portions of this work will be done individually as a homework; the bulk of the work will be done in groups of two to three as a term project. Modern commercial CAD tools are used to develop this project. The project represents a significant investment at time and is a significant portion of the class grade.

Nis, 24. March 2006 Embedded Systems Prerequisites and Course Level The Requirements. The requirements for this course include: Fundamentals of Electronics, Analog Integrated Circuits, Digital Logic Circuits and Systems, Micro-Architectures, and Computer Architecture.

Nis, 24. March 2006 Embedded Systems Prerequisites and Course Level Additional Requirements. Students should be familiar with: Basics of CMOS Device, Microprocessor Systems and Programming in C and Assembly, VHDL or Verilog Hardware Design Language, and System Level Design Language SystemC

Nis, 24. March 2006 Embedded Systems Prerequisites and Course Level Typical Student and Web site. A typical student in this course will be a fourth year Electrical Engineering or final year of undergraduate student in Computer Engineering. You may view specific course descriptions in greater details by going to the web site.

Nis, 24. March 2006 Embedded Systems Textbooks Required textbook: Embedded System Design, by Peter Marwedel, Kluwer Academic Publishers Additional Recommended Textbooks: 1)Embedded Systems Handbook, ed. By Richard Zurawski, CRC Press; 2)2) Embedded Systems, by Rashid Gupta, John Wiley and Sons; 3)3) System Design with SystemC, by Thorsten Grotker, et al, Kluwer Academic Publishers

Nis, 24. March 2006 Embedded Systems Homeworks There are five homeworks distributed throughout the semester. These homeworks are intended to familiarize students with the material covered both in lecture and selected readings. Three VHDL/Verilog projects are also distributed through the first half of the semester. These projects are designed to strengthen the students’ knowledge of VHDL/Verilog and prepare them for the final project. All homeworks and projects, with the exception of the final project, must be completed individually

Nis, 24. March 2006 Embedded Systems Seminar work - Example

Nis, 24. March 2006 Embedded Systems Grading All activities are obligatory Homeworks15 pts. Small Projects15 pts. Final Project20 pts. Writing Part25 pts. OralPart25 pts. Minimal points for each activity should be 50%

Nis, 24. March 2006 Embedded Systems Student Workload The syllabus for this course presumes 15 weeks to the semester with 210 hours workload: The class meets 3 hours per week. 3 hours of laboratory work 5 hours of homework/small project per week 2 hours discussion sections once per week. Over the first 13 weeks of the semester the total student workload is about hours. Students are also expected to work for about 60 hours to complete a design project and prepare the final examination.

Nis, 24. March 2006 Embedded Systems Workload Allocation 15 x 3 = 45 hours – lectures 13 x 3 = 40 hours – laboratory work 13 x 4 = 52 hours – homeworks and small projects 30 hours to complete a design project 40 hours to prepare the final examination Total 207 (i.e. 210) hours what corresponds to 7 ECTS Units (i.e. 30 hours per ECTS Unit)

Nis, 24. March 2006 Embedded Systems Novelties in Teacher Engagement For the theoretical part of the course writing material (translated and adapted) is prepared PowerPoint presentations for all lectures is available Homeworks, small projects, and final projects for each student are defined in advance Two hours of additional discussion sections per week Presentation of the course is available at

Nis, 24. March 2006 Conclusions Two new courses “Embedded Systems”, and “Micro-architecture” are involved at the directions of Electronics and Computer Engineering. Both courses are obligatory courses for direction Electronics (IV and VII semesters) Embedded Systems is elective for Computer Engineering (IX semester) Average number of students per group is 15

Nis, 24. March 2006 Conclusions Our impression is that a pronounced interest for doing projects exist. In average each student spent 30 hours to complete the project By our opinion the quality of the project is satisfactory After finishing the project students are able to cope with some complex problems