Package Modeling Status Walter Katz IBIS Open Forum December 6, 2013.

Slides:



Advertisements
Similar presentations
I N V E N T I V EI N V E N T I V E Model Connection Protocol extensions for Mixed Signal SiP Version 0.1 T. Kukal 22 nd Sep, 2010.
Advertisements

Package Die Ports Walter Katz IBIS Interconnect 10/31/12.
8086 [2] Ahad. Internal! External? 8086 vs _bit Data Bus 20_bit Address 8_bit Data Bus 20_bit Address Only external bus of 8088 is.
Package EBD/EMD Walter Katz IBIS Interconnect 11/13/12.
1 Voltage Translation Clamps ASIA MARKETING DEVELOPMENT Samuel Lin Standard Logic 2012/Q1.
Package and On-Die Interconnect Decisions Made and Proposed Solutions Walter Katz IBIS ATM December 3, 2013.
Interconnect Terminal Naming Walter Katz Signal Integrity Software, Inc. IBIS ATM January 9, 2015.
Terminal Draft 2 Walter Katz Signal Integrity Software, Inc. IBIS Interconnect July 9, 2014.
IBIS-ISS Package Status Walter Katz IBIS ATM December 17, 2014.
IBIS Interconnect Decision Time Walter Katz IBIS Interconnect 6/19/13.
Digital Integrated Circuits© Prentice Hall 1995 Interconnect COPING WITH INTERCONNECT.
IBIS Interconnect BIRD Draft 3 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 30, 2015.
01/30/04 *Other brands and names are the property of their respective owners Page 1 Futures Subcommittee Proposed “New” Futures Subcommittee To create,
LSU 10/22/2004Serial I/O1 Programming Unit, Lecture 5.
Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.
Interconnect Modeling Status Draft 1 Walter Katz … IBIS Summit, DesignCon January 31, 2013.
IBIS-ISS Package Proposal Status Walter Katz IBIS ATM January 7, 2014.
© 2007 Cisco Systems, Inc. All rights reserved. 1 IBIS Quality Review A status review of the IBIS Quality specification Mike LaBonte, Cisco Systems.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
Organization of cabling information Creating a Medaustron Cable Database 1 That’s what we don’t want!! MACS 28/06/2011 Sebastien Pelletier Cabling Database.
Digital Integrated Circuits© Prentice Hall 1995 Interconnect COPING WITH INTERCONNECT.
IMIC DISCUSSION Bob Ross Interconnectix Business Unit Mentor Graphics Corporation IBIS Summit Meeting, San Diego, CA December 7, 1998.
11/09/04 *Other brands and names are the property of their respective owners Page 1 The IBIS Specification and IEEE DASC Michael.
® Additional Spartan-XL Features. ® Family Highlights  Spartan (5.0 Volt) family introduced in Jan. 98 —Fabricated on advanced 0.5µ process.
IBIS Specification Direction Michael Mirmak Intel Corp. Chair, EIA IBIS Open Forum.
16- Agenda S-Parameters and Linear Analysis 4 Transmission Lines and Field Solver 5 IBIS 6 DAY 2 Synopsys 60-I-032-BSG-005 © 2007 Synopsys, Inc. All Rights.
Owner: ABVY Synchronous SRAM Roadmap Rev *BBUM: OHP Q Cypress Roadmap: Synchronous SRAMs.
Backchannel Issues Walter Katz Signal Integrity Software, Inc. IBIS-ATM April 8, 2014.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs Draft Presented September 23, 2015 at the Interconnect Working Group Copyright.
Intel Confidential IBIS & ICM Interfacing: A New Proposal Michael Mirmak Signal Integrity Engineering Intel Corp. Chair,
IBIS & ICM Interfacing: Three Options Michael Mirmak Intel Corporation December 4, 2007.
IBIS Specification Direction Michael Mirmak Intel Corp. Chair, EIA IBIS Open Forum.
06/02/04 *Other brands and names are the property of their respective owners Page 1 New IBIS Cookbook 1.0 Introduction.
Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.
Fixing GND in IBIS Walter Katz SiSoft IBIS-Packaging May
IBIS FUTURES COMMITTEE MULTILINGUAL MODEL: [Circuit Call] REFERENCES John Angulo 8 th April 2004.
EMD Overview Walter Katz IBIS Open Forum March 15, 2013.
10/07/04 *Other brands and names are the property of their respective owners Page 1 IBIS & ICM Interfacing Options Alternative.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
Pin Mapping Key Concepts From IBIS 6.0… “The [Pin Mapping] keyword names the connections between POWER and/or GND pins and buffer and/or terminator voltage.
IBIS & ICM Interfacing: Simple Link Michael Mirmak September 21, 2005.
IBIS Status and Future Direction Michael Mirmak Intel Corp. Chair, EIA IBIS Open Forum マイケル マ一マク インテル コ一ポレ一 ション 会長,アイビス JEITA IBIS Conference March 24,
Interconnect Terminal Mapping Figures 30 Sep
09/27/04 *Other brands and names are the property of their respective owners Page 1 Objective: match FD response of IBIS to transistor buffer IBIS and.
Fixing [Pin Mapping] Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 22, 2016.
References in IBIS Bob Ross, Teraspeed Labs IBIS ATM Meeting January 12, 2016 Copyright 2016 Teraspeed Labs 1.
Framework & Requirements for an Access Node Control Mechanism in Broadband Multi-Service Networks ANCP WG IETF 73 – Minneapolis draft-ietf-ancp-framework-07.txt.
Simulation [Model]s in IBIS Bob Ross, Teraspeed Labs Future Editorial Meeting April 22, 2016 Copyright 2016 Teraspeed Labs 1.
[Die Supply Pads] Walter Katz Signal Integrity Software, Inc. IBIS Interconnect January 6, 2016.
IBIS Interconnect BIRD Draft 0 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon January 27, 2015.
[Pulldown Reference] [GND Clamp Reference] Offset in [Pulldown] [Ground Clamp] Walter Katz IBIS GND Editorial March 4, 2016.
Piero Belforte, HDT 1998: Advanced Simulation and Modeling for Electronic System Hardware Design Part2 .
IBIS 6.2 Editorial Resolutions
V7.0 Linked BIRDs Bob Ross IBIS Editorial Task Group April 7, 2017
Package Modeling Today
BIRD Terminology Issues Bob Ross
Walter Katz IBIS-ATM December 8, 2015
IBIS Interconnect Task Group December 15, 2015
بسم الله الرحمن الرحيم الموضوع:الوضوء صفته وفرائضه وسننه
IBIS Specification Roadmap
DUT vs DIA Device Under Test vs Device In Action
New IBIS Cookbook 1.0 Introduction 2.0 Pre-Modeling Steps
Chapter 7 Co-simulation of chip, package and board
COPING WITH INTERCONNECT
Pin Reference Concerns Bob Ross, Teraspeed Labs
Ground Recommendations Review of Recent Discussion
IBIS 6.2 Editorial Resolutions
Walter Katz Signal Integrity Software, Inc. September 10, 2019
IBIS Interconnect Task Group August 23, 2017
Presentation transcript:

Package Modeling Status Walter Katz IBIS Open Forum December 6, 2013

Overview Decisions Made What These Decisions Means Next Decisions Conclusions 2

Decisions Made 3 In.ibsIn EMD ConnectorsNoYes CablesNoYes Broadband EBDNoYes MCMNoYes InterposersNoYes 3-D structuresNoYes Stacked MemoryNoYes Splits/Joins of Signal (I/O) in Pacxkage or DieNoYes RDL as separate elementNoYes New list of supply (PDN) die padsYes Separate package and on-die interconnect modelYes Package model can include on-die modelYes Broadband I/O Package ModelingYes Package PDNYes Broadband I/O On-Die ModelingYes On-Die PDNYes Interconnect coupling (crosstalk) between I/O and I/OYes Interconnect coupling between I/O and PDNYes Optical InterconnectNo

What These Decisions Mean For signal (I/O) pins there is a one to one correspondence between Pin Number, Die Pad, and Buffer. There is a Few to Many or Many to Few relationship between supply (PDN) pins and supply die pads, and buffer Pullup, Pulldown, Power Clamp and Ground Clamp Reference terminals. There MAY be a one to one correspondence between signal (I/O) Pin Numbers and Signal Names (IBIS 6.0 is not clear on this). 4

Next Decisions Do we support sNp directly without requiring they be wrapped in a subckt? Port naming options –Can we identify signal (I/O) ports using Signal_name? –Can we identify supply (PDN) ports using Signal_name? –Can we identify signal (I/O) ports using Model_name? Syntax Details –Should Parameters have Typ, Min, Max values? 5

Conclusion Interconnect subcircuit ports can have a naming protocol that uniquely identifies each pin, die pad and buffer terminal that can be used at each port of a package or on-die interconnect model. The port naming protocol can be extended to classes of ports such as signal name, or model name in addition to pin number and die pad name. Port naming protocol can be parameter tree, or shorthand naming convention. EMD-Like and BIRD 125 are functionally similar, just syntactical details. 6