University of Illinois at Chicago Electronic Visualization Laboratory (EVL) SuperDuperNetworking Transforming Supercomputing …from the point of view of.

Slides:

Advertisements

Similar presentations

OptIPuter Goal: Removing Bandwidth Barriers to e-Science ATLAS Sloan Digital Sky Survey LHC ALMA.

Advertisements

Appropriateness of Transport Mechanisms in Data Grid Middleware Rajkumar Kettimuthu 1,3, Sanjay Hegde 1,2, William Allcock 1, John Bresnahan 1 1 Mathematics.

IP Router Architectures. Outline Basic IP Router Functionalities IP Router Architectures.

Larrabee Eric Jogerst Cortlandt Schoonover Francis Tan.

Layer 3 Switching. Routers vs Layer 3 Switches Both forward on the basis of IP addresses But Layer 3 switches are faster and cheaper However, Layer 3.

Electronic Visualization Laboratory, University of Illinois at Chicago Collaborative Visualization Architecture in Scalable Adaptive Graphics Environment.

University of Illinois at Chicago Electronic Visualization Laboratory (EVL) Intensive Collaboration Environments Jason Leigh.

University of Illinois at Chicago Electronic Visualization Laboratory (EVL) OptIPuter Collaboration and Visualization Research Jason Leigh.

Electronic visualization laboratory, university of illinois at chicago Status and Plans for EVL Software Components Jason Leigh, Luc Renambot Venkat Vishwanath,

Introduction CS 524 – High-Performance Computing.

1 BGL Photo (system) BlueGene/L IBM Journal of Research and Development, Vol. 49, No. 2-3.

Multiprocessors ELEC 6200: Computer Architecture and Design Instructor : Agrawal Name: Nam.

Computational Astrophysics: Methodology 1.Identify astrophysical problem 2.Write down corresponding equations 3.Identify numerical algorithm 4.Find a computer.

Multiprocessors Andreas Klappenecker CPSC321 Computer Architecture.

DDDDRRaw: A Prototype Toolkit for Distributed Real-Time Rendering on Commodity Clusters Thu D. Nguyen and Christopher Peery Department of Computer Science.

1 Computer Science, University of Warwick Metrics  FLOPS (FLoating point Operations Per Sec) - a measure of the numerical processing of a CPU which can.

TNMK09 Computer Networks Copyright © 2005 Di Yuan, ITN, LiTH 1  Non-hierarchical routing, static or dynamic, won’t work in the Internet  None of the.

GCSE Computing - The CPU

PlayStation 2 Architecture Irin Jose Farid Momin Quy Ngo Olivia Wong.

Router Architectures An overview of router architectures.

Computer Systems Computer Performance.

Router Architectures An overview of router architectures.

GPGPU overview. Graphics Processing Unit (GPU) GPU is the chip in computer video cards, PS3, Xbox, etc – Designed to realize the 3D graphics pipeline.

Scheduling of Tiled Nested Loops onto a Cluster with a Fixed Number of SMP Nodes Maria Athanasaki, Evangelos Koukis, Nectarios Koziris National Technical.

IP Address Classes How large is the network part in an IP address? Today we use network masks to tell Originally, IP had address classes with fixed numbers.

Emotion Engine A look at the microprocessor at the center of the PlayStation2 gaming console Charles Aldrich.

Gigabit Routing on a Software-exposed Tiled-Microprocessor

Interactive Visualization of Volumetric Data on Consumer PC Hardware: Introduction Daniel Weiskopf Graphics Hardware Trends Faster development than Moore’s.

Computer Organization CSC 405 Bus Structure. System Bus Functions and Features A bus is a common pathway across which data can travel within a computer.

1 Computing platform Andrew A. Chien Mohsen Saneei University of Tehran.

David Carter SCEE Technology Group

Computationally Efficient Histopathological Image Analysis: Use of GPUs for Classification of Stromal Development Olcay Sertel 1,2, Antonio Ruiz 3, Umit.

1 Chapter 1 Parallel Machines and Computations (Fundamentals of Parallel Processing) Dr. Ranette Halverson.

Computer Graphics Graphics Hardware

1 Introduction to Parallel Computing. 2 Multiprocessor Architectures Message-Passing Architectures –Separate address space for each processor. –Processors.

Seaborg Cerise Wuthrich CMPS Seaborg  Manufactured by IBM  Distributed Memory Parallel Supercomputer  Based on IBM’s SP RS/6000 Architecture.

Company LOGO High Performance Processors Miguel J. González Blanco Miguel A. Padilla Puig Felix Rivera Rivas.

1 Next Few Classes Networking basics Protection & Security.

Chapter 2 Parallel Architecture. Moore’s Law The number of transistors on a chip doubles every years. – Has been valid for over 40 years – Can’t.

SJSU SPRING 2011 PARALLEL COMPUTING Parallel Computing CS 147: Computer Architecture Instructor: Professor Sin-Min Lee Spring 2011 By: Alice Cotti.

Frank Casilio Computer Engineering May 15, 1997 Multithreaded Processors.

Chicago/National/International OptIPuter Infrastructure Tom DeFanti OptIPuter Co-PI Distinguished Professor of Computer Science Director, Electronic Visualization.

Example: Sorting on Distributed Computing Environment Apr 20,

Fast Support Vector Machine Training and Classification on Graphics Processors Bryan Catanzaro Narayanan Sundaram Kurt Keutzer Parallel Computing Laboratory,

Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

TOPS “Technology for Optical Pixel Streaming” Paul Wielinga Division Manager High Performance Networking SARA Computing and Networking Services

Lecture (Mar 23, 2000) H/W Assignment 3 posted on Web –Due Tuesday March 28, 2000 Review of Data packets LANS WANS.

CS 4396 Computer Networks Lab Router Architectures.

GridNets, October 1, AR-PIN/PDC: Flexible Advance Reservation of Intradomain and Interdomain Lightpaths Eric He, Xi Wang, Jason Leigh Electronic.

Xingfu Wu Xingfu Wu, Valerie Taylor Department of Computer Science Texas A&M University Third Annual Workshop on OptIPuter.

GPU Programming Shirley Moore CPS 5401 Fall 2013

February 12, 1999 Architecture and Circuits: 1 Interconnect-Oriented Architecture and Circuits William J. Dally Computer Systems Laboratory Stanford University.

PCI Buses Peripheral Component Interconnect Interface.

Playstation2 Architecture Architecture Hardware Design.

Copyright © 2009 Pearson Education, Inc. Publishing as Pearson Addison-Wesley Principles of Parallel Programming First Edition by Calvin Lin Lawrence Snyder.

Spring EE 437 Lillevik 437s06-l22 University of Portland School of Engineering Advanced Computer Architecture Lecture 22 Distributed computer Interconnection.

GPGPU introduction. Why is GPU in the picture Seeking exa-scale computing platform Minimize power per operation. – Power is directly correlated to the.

CDA-5155 Computer Architecture Principles Fall 2000 Multiprocessor Architectures.

Southern California Infrastructure Philip Papadopoulos Greg Hidley.

University of Illinois at Chicago Lambda Grids and The OptIPuter Tom DeFanti.

Electronic visualization laboratory, university of illinois at chicago Sort Last Parallel Rendering for Viewing Extremely Large Data Sets on Tile Displays.

Lecture 13 Parallel Processing. 2 What is Parallel Computing? Traditionally software has been written for serial computation. Parallel computing is the.

These slides are based on the book:

Electronic Visualization Laboratory University of Illinois at Chicago

Semester 4 - Chapter 3 – WAN Design

Chapter 4: Network Layer

Directory-based Protocol

Project proposal: Questions to answer

Chapter 4: Network Layer

Survey of Parallel Volume Rendering Algorithms

Presentation transcript:

University of Illinois at Chicago Electronic Visualization Laboratory (EVL) SuperDuperNetworking Transforming Supercomputing …from the point of view of Large Scale Visualization and Collaborative Work Jason Leigh

University of Illinois at Chicago Electronic Visualization Laboratory (EVL) A Typical Data Correlation and Visualization Pipeline Data Source  Correlate/Filter  Render  Display Data Source  Render  Display Data Source  Render + Display Data Source  Correlate  Render + Display Data Source + Correlate  Render + Display Data Source + Correlate  Render  Display Things to notice: -Pipelines are static for long periods of time- NOT like web surfing- so…. -Routing is not crucial. -Program code is tiny compared to volume of data processed. Caching won’t help much- so…. -Need to stream lots of data through fast concurrent pipelines! -Need pipelines to be optimized from end to end.

University of Illinois at Chicago Electronic Visualization Laboratory (EVL) Experiment to Use Inexpensive Photonic Switches as an alternative to traditional million $ routers to provide application-controlled deterministic network paths/pipelines. Long haul link The cross connections are application- programmable. Calient / Glimmerglass at StarLight & EVL Protocol & data rate independent

University of Illinois at Chicago Electronic Visualization Laboratory (EVL) In Collaborative Work, Data or Visualization needs to be Distributed to Collaborating Sites Data Source  Correlate  Render  Display Data Source  Render + Display Data Source  Render  Display Data Source  Correlate  Render + Display Data Source + Correlate  Render + Display Data Source + Correlate  Render  Display

University of Illinois at Chicago Electronic Visualization Laboratory (EVL) Photonic Multicast Service Glimmerglass Reflexion Photonic Multicast-capable Switch

University of Illinois at Chicago Electronic Visualization Laboratory (EVL) Photonically Multicasting a Visualization Challenges: Need to augment traditional Routing and Wavelength Assignment algorithms to consider photonic multicast constraints. Need extreme speed reliable multicast protocol

University of Illinois at Chicago Electronic Visualization Laboratory (EVL) 1 st Step: Realize Local Area Photonic Multicasting (Visit Booth R2935 to learn how this is done on the OptIPuter)

University of Illinois at Chicago Electronic Visualization Laboratory (EVL) Quiz: Guess the Mystery Computer with the enormous bandwidth but tiny caches… Memory 32MB VU0 300MhZ MIPS 3 IPU DMA VU1 SIF 128bit bus Graphics Synthesizer 4MB GIF 16K cache FPU 2.4GB/s from main memory to graphics (Today’s AGP8X is at 2.1GB/s) 48GB/s! (Today’s Quadro FX3000 only has 27GB/s) Vector processors with several parallel pipelines Tiny caches For distributed, collaborative large scale data visualization, we need a version of this that extends to wide area environments.