Presentation is loading. Please wait.

Presentation is loading. Please wait.

Directory-based Protocol

Published byΞένα Παπαδάκης Modified over 5 years ago

Similar presentations

Presentation on theme: "Directory-based Protocol"— Presentation transcript:

1 Directory-based Protocol
Interconnection Network Directory Local Memory Cache CPU 0 CPU 1 CPU 2

2 Directory-based Protocol
Interconnection Network CPU 0 CPU 1 CPU 2 Bit Vector X U 0 0 0 Directories X 7 Memories Caches

3 Interconnection Network
CPU 0 Reads X Interconnection Network Read Miss CPU 0 CPU 1 CPU 2 X U 0 0 0 Directories X 7 Memories Caches

4 Interconnection Network
CPU 0 Reads X Interconnection Network CPU 0 CPU 1 CPU 2 X S 1 0 0 Directories X 7 Memories Caches

5 Interconnection Network
CPU 0 Reads X Interconnection Network 7 X CPU 0 CPU 1 CPU 2 X S 1 0 0 Directories 7 X Memories Caches

6 Interconnection Network
CPU 2 Reads X Interconnection Network CPU 0 CPU 1 CPU 2 X S 1 0 0 Directories Read Miss 7 X Memories Caches 7 X

7 Interconnection Network
CPU 2 Reads X Interconnection Network CPU 0 CPU 1 CPU 2 X S 1 0 1 Directories 7 X Memories Caches 7 X

8 Interconnection Network
CPU 2 Reads X Interconnection Network CPU 0 CPU 1 CPU 2 X S 1 0 1 Directories 7 X Memories 7 X Caches 7 X

9 Interconnection Network
CPU 0 Writes 6 to X Interconnection Network CPU 0 Write Miss CPU 1 CPU 2 X S 1 0 1 Directories 7 X Memories Caches 7 X 7 X

10 Interconnection Network
CPU 0 Writes 6 to X Interconnection Network CPU 0 CPU 1 CPU 2 X S 1 0 1 Directories Invalidate 7 X Memories Caches 7 X 7 X

11 Interconnection Network
CPU 0 Writes 6 to X Interconnection Network CPU 0 CPU 1 CPU 2 X E 1 0 0 Directories 7 X Memories Caches X 6

12 Interconnection Network
CPU 1 Reads X Interconnection Network CPU 0 CPU 1 Read Miss CPU 2 X E 1 0 0 Directories 7 X Memories Caches 6 X

13 Interconnection Network
CPU 1 Reads X Interconnection Network CPU 0 Switch to Shared CPU 1 CPU 2 X E 1 0 0 Directories 7 X Memories Caches 6 X

14 Interconnection Network
CPU 1 Reads X Interconnection Network CPU 0 CPU 1 CPU 2 X E 1 0 0 Directories 6 X Memories Caches 6 X

15 Interconnection Network
CPU 1 Reads X Interconnection Network CPU 0 CPU 1 CPU 2 X S 1 1 0 Directories 6 X Memories Caches 6 X 6 X

16 Interconnection Network
CPU 2 Writes 5 to X Interconnection Network CPU 0 CPU 1 CPU 2 X S 1 1 0 Directories 6 X Memories Write Miss Caches 6 X 6 X

17 Interconnection Network
CPU 2 Writes 5 to X Interconnection Network CPU 0 Invalidate CPU 1 CPU 2 X S 1 1 0 Directories 6 X Memories Caches 6 X 6 X

18 Interconnection Network
CPU 2 Writes 5 to X Interconnection Network CPU 0 CPU 1 CPU 2 X E 0 0 1 Directories 6 X Memories X 5 Caches

19 Interconnection Network
CPU 0 Writes 4 to X Interconnection Network Write Miss CPU 0 CPU 1 CPU 2 X E 0 0 1 Directories 6 X Memories 5 X Caches

20 Interconnection Network
CPU 0 Writes 4 to X Interconnection Network CPU 0 CPU 1 CPU 2 X E 1 0 0 Directories 6 X Memories Take Away 5 X Caches

21 Interconnection Network
CPU 0 Writes 4 to X Interconnection Network CPU 0 CPU 1 CPU 2 X E 0 1 0 Directories 5 X Memories 5 X Caches

22 Interconnection Network
CPU 0 Writes 4 to X Interconnection Network CPU 0 CPU 1 CPU 2 X E 1 0 0 Directories 5 X Memories Caches

23 Interconnection Network
CPU 0 Writes 4 to X Interconnection Network CPU 0 CPU 1 CPU 2 X E 1 0 0 Directories 5 X Memories Caches 5 X

24 Interconnection Network
CPU 0 Writes 4 to X Interconnection Network CPU 0 CPU 1 CPU 2 X E 1 0 0 Directories 5 X Memories Caches X 4

25 Interconnection Network
CPU 0 Writes Back X Block Interconnection Network CPU 0 Data Write Back CPU 1 CPU 2 X E 1 0 0 Directories 4 X 5 X Memories Caches 4 X

26 Interconnection Network
CPU 0 Writes Back X Block Interconnection Network CPU 0 CPU 1 CPU 2 X U 0 0 0 Directories 4 X Memories Caches

Download ppt "Directory-based Protocol"

Similar presentations

Cache coherence for CMPs Miodrag Bolic. Private cache Each cache bank is private to a particular core Cache coherence is maintained at the L2 cache level.

Cache coherence for CMPs Miodrag Bolic. Private cache Each cache bank is private to a particular core Cache coherence is maintained at the L2 cache level.
Cache Coherence “Can we do a better job of supporting cache coherence?” Ross Daly Chan Kim.

Cache Coherence “Can we do a better job of supporting cache coherence?” Ross Daly Chan Kim.
1 Lecture 4: Directory Protocols Topics: directory-based cache coherence implementations.

1 Lecture 4: Directory Protocols Topics: directory-based cache coherence implementations.
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Parallel Programming in C with MPI and OpenMP Michael J. Quinn.

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Parallel Programming in C with MPI and OpenMP Michael J. Quinn.
CSE 490/590, Spring 2011 CSE 490/590 Computer Architecture Directory-Based Caches II Steve Ko Computer Sciences and Engineering University at Buffalo.

CSE 490/590, Spring 2011 CSE 490/590 Computer Architecture Directory-Based Caches II Steve Ko Computer Sciences and Engineering University at Buffalo.
Using one level of Cache:

Using one level of Cache:
CIS629 Coherence 1 Cache Coherence: Snooping Protocol, Directory Protocol Some of these slides courtesty of David Patterson and David Culler.

CIS629 Coherence 1 Cache Coherence: Snooping Protocol, Directory Protocol Some of these slides courtesty of David Patterson and David Culler.
CS252/Patterson Lec 11.1 2/23/01 CS213 Parallel Processing Architecture Lecture 7: Multiprocessor Cache Coherency Problem.

CS252/Patterson Lec /23/01 CS213 Parallel Processing Architecture Lecture 7: Multiprocessor Cache Coherency Problem.
LRU Replacement Policy Counters Method Example

LRU Replacement Policy Counters Method Example
1 Lecture 20: Coherence protocols Topics: snooping and directory-based coherence protocols (Sections 4.1-4.3)

1 Lecture 20: Coherence protocols Topics: snooping and directory-based coherence protocols (Sections )
Lecture 10 Outline Material from Chapter 2 Interconnection networks Processor arrays Multiprocessors Multicomputers Flynn’s taxonomy.

Lecture 10 Outline Material from Chapter 2 Interconnection networks Processor arrays Multiprocessors Multicomputers Flynn’s taxonomy.
1 Lecture 5: Directory Protocols Topics: directory-based cache coherence implementations.

1 Lecture 5: Directory Protocols Topics: directory-based cache coherence implementations.
1 CSE 45432 SUNY New Paltz Chapter Nine Multiprocessors.

1 CSE SUNY New Paltz Chapter Nine Multiprocessors.
CS252/Patterson Lec 12.1 2/28/01 CS 213 Lecture 10: Multiprocessor 3: Directory Organization.

CS252/Patterson Lec /28/01 CS 213 Lecture 10: Multiprocessor 3: Directory Organization.
CSCE 212 Quiz 11 – 4/13/11 Given a direct-mapped cache with 8 one-word blocks and the following 32-bit memory address references: 1 2, 10000110 2, 11010100.

CSCE 212 Quiz 11 – 4/13/11 Given a direct-mapped cache with 8 one-word blocks and the following 32-bit memory address references: 1 2, ,
Parallel Computer Architecture: Essentials for Both Computer Scientists and Engineers Edward F. Gehringer †* Yan.

Parallel Computer Architecture: Essentials for Both Computer Scientists and Engineers Edward F. Gehringer †* Yan.
Spring 2003CSE P5481 Cache Coherency Cache coherent processors reading processor must get the most current value most current value is the last write Cache.

Spring 2003CSE P5481 Cache Coherency Cache coherent processors reading processor must get the most current value most current value is the last write Cache.
1 Cache coherence CEG 4131 Computer Architecture III Slides developed by Dr. Hesham El-Rewini Copyright Hesham El-Rewini.

1 Cache coherence CEG 4131 Computer Architecture III Slides developed by Dr. Hesham El-Rewini Copyright Hesham El-Rewini.
MSJ-1 Alignment Network. MSJ-2 Alignment Network ALU 32 general purpose registers 32 bits memory width − a.k.a., block size (8 bytes, in this example)

MSJ-1 Alignment Network. MSJ-2 Alignment Network ALU 32 general purpose registers 32 bits memory width − a.k.a., block size (8 bytes, in this example)
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Parallel Programming in C with MPI and OpenMP Michael J. Quinn.

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Parallel Programming in C with MPI and OpenMP Michael J. Quinn.

Similar presentations

Ads by Google