ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.

Slides:



Advertisements
Similar presentations
1 Combinational Logic Network design Chapter 4 (continued ….)
Advertisements

ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
ECE 301 – Digital Electronics Minterm and Maxterm Expansions and Incompletely Specified Functions (Lecture #6) The slides included herein were taken from.
SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 4.
Chapter 3 Simplification of Switching Functions
ENGIN112 L13: Combinational Design Procedure October 1, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 13 Combinational Design Procedure.
Example: Given a 4-bit input combination N=N 3 N 2 N 1 N 0, this function produces a 1 output for N=1,2,3,5,7,11,13, and 0 otherwise.  According to the.
CS 151 Digital Systems Design Lecture 13 Combinational Design Procedure.
Computer Engineering (Logic Circuits) (Karnaugh Map)
ECE 331 – Digital System Design Karnaugh Maps and Determining a Minimal Cover (Lecture #7) The slides included herein were taken from the materials accompanying.
ECE 301 – Digital Electronics Karnaugh Maps and Determining a Minimal Cover (Lecture #8) The slides included herein were taken from the materials accompanying.
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
SYEN 3330 Digital Systems Jung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 5.
EECC341 - Shaaban #1 Lec # 7 Winter Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit.
Simplifying Boolean Expressions Using K-Map Method
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
Boolean Algebra and Logic Simplification
Digital Logic and Design Vishal Jethva Lecture No. 10 svbitec.wordpress.com.
Switching functions The postulates and sets of Boolean logic are presented in generic terms without the elements of K being specified In EE we need to.
ECE 331 – Digital System Design
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Department of Computer Engineering
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Chapter 10 (Part 2): Boolean Algebra  Logic Gates (10.3) (cont.)  Minimization of Circuits (10.4)
1 Digital Logic Design Week 5 Simplifying logic expressions.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
Chapter 3 Gate-Level Minimization
Chapter 4 Combinational Logic Design Principles. Overview Objectives -Define combinational logic circuit -Analysis of logic circuits (to describe what.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Venn Diagram – the visual aid in verifying theorems and properties 1 E.
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
ECE 3110: Introduction to Digital Systems
ece Parity Used to check for errors Can be either ODD or EVEN Left most bit used as the indicator For EVEN, insert a 0 or a 1 so as to make the.
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
CHAPTER 1 SETS, FUNCTIONs, ELEMENTARY LOGIC & BOOLEAN ALGEBRAs
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
Minimization Karnaugh Maps
CS151 Introduction to Digital Design Chapter Map Simplification.
Boolean Expressions Lecture 3 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier, 2007.
Prof. Hsien-Hsin Sean Lee
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
ECE/CS 352 Digital System Fundamentals1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 2 – Part 5 Tom Kaminski & Charles R. Kime.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. De Morgan’s Theorem De Morgan’s Theorem.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC:K-Map. K-Map (1)  Karnaugh Map provides a systematic method for simplifying Boolean expressions and may produce.
Digital Logic & Design Dr. Waseem Ikram Lecture 09.
CHAPTER 3 Simplification of Boolean Functions
ECE 2110: Introduction to Digital Systems
Computer Organisation
ECE 3110: Introduction to Digital Systems
ECE 2110: Introduction to Digital Systems
ECE 331 – Digital System Design
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
Chapter 3 Gate-level Minimization.
MINTERMS and MAXTERMS Week 3
Overview Part 2 – Circuit Optimization
ECE 331 – Digital System Design
Presentation transcript:

ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions

2 Previous… Sum-of-Products (SoP) minimization

3 Simplifying the Product of Sums (Principle of Duality: looking on the 0s on a K-map) Two main steps : 1) Combining/Grouping the 0 cells. 2) Writing the sum term for each group. Rules : ( for n-variable function ) 1) The group size must be a power of 2. 2) A set of 2^i cells can be combined if there are ( i ) variables that take all possible combinations within the set and the remaining ( n-i ) variables have the same value within that set. 3) The corresponding sum term for each group contains (n-i) literals: - The variable is complemented if it is 1 in the combined cells - The variable is uncomplemented it it 0 in the combined cells - The variable in not included in the product term if it takes the values 0 and 1 within the combined cells

4 Example F= The prime implicants: - Cells (0,1,8,9) X=0, Y=0 The sum term : X+Y - Cells (8,10,12,14) W=1, Z=0 The sum term : W’+Z The two prime implicants are essential prime implicants and cover all zeros The minimal product of sums : F=(X+Y).(W’+Z) WX YZ W Z X Y

5 Simplifying Products of Sums PoS- Another method F= 1- Complement the function. (F’) 2- Use K-map to get the minimal sum of the complement function (F’). 3- Complement the minimal sum to get the minimal product Example : In the previous example the function is complemented and represented using K-map : - The essential prime implicants are: X’.Y’, W.Z’ - The minimal SoP : M= X’.Y’+W.Z’ - F = (F’)’=M’ = (X’.Y’+W.Z’)’ = (X+Y).(W’+Z) WX YZ W Z X Y

6 Minimal PoS vs. Minimal SoP : F= In this same example, the minimal SoP is  F =W’.X+W’.Y+X.Z+Y.Z  The minimal PoS was F=(X+Y).(W’+Z) Which representation has lower cost?  In this case the minimal PoS implementation is cheaper. See note. In general: To find the best realization compare the minimal product and the minimal sum products WX YZ W Z X Y

7 Don’t Care Conditions (not in Test2): In some applications, the Boolean function for certain combinations of the input variables is not specified. The corresponding minterms (maxterms) are called “don't care minterms (maxterms)”. In K-map, the “don't care minterms/maxterms” are represented by “d”. Since the output function for those minterms (maxterms) is not specified, those minterms (maxterms) could be combined with the adjacent 1 cells(0-cells) to get a more simplified sum-of- products (product-of-sums) expression.

8 New Rules for circling sets of 1s (Sum-of-Products simplification) Allow d’s to be included when circling sets of 1s, to make the sets as large as possible Do NOT circle any sets that contain only d’s. As usual, cover all 1s, none of 0s.

9 New Rules for circling sets of 0s (Product-of-Sums simplification) Allow d’s to be included when circling sets of 0s, to make the sets as large as possible Do NOT circle any sets that contain only d’s. As usual, cover all 0s, none of 1s.

10 Example Build a logic circuit that determines if a decimal digit is >= 5 Solution:  The decimal digits(0,1,2,...,9) can be represented by 4 bit BCD code.  The logic circuit should have 4 input variables and one output.  There are 16 different input combinations but only 10 of them are used.  The logic function should produce 0 if the number is = 5

11 Example - The Truth table The Truth table for the function is specified as follows: Row W X Y Z F d d d d d d Maxterm list: F=? K-Map?

12 Example - K-Map The Minimal Sum : Combining the 1 cells only the minimal sum is: F = W.X’.Y’+W’.X.Z+W’.X.Y Combining the don't care minterms d (s) with the 1 cells The minimal sum is (with using d (s)): F = W+X.Z+X.Y Exercise: Find the Minimal Product WX YZ W Z d d X d d d d Y WX YZ Z d d X d d d d Y W

13 Exercise solution The Minimal Product F= (W+X).(W+Y+Z) Which one is cheaper for this problem: The SoP or the PoS? WX YZ W Z d d X d d d d Y

14 Example- Implementation The minimal Sum implementation : F = W+X.Z+X.Y The minimal Product implementation : F= (W+X).(W+Y+Z) How to choose? W X Y Z F W X Y Z F W X Y Z F

Next Test 2. Chapter 4 only. Closed book. One sheet of Boolean Algebra theorems will be provided. Then, we will start Chapter 6. 15