Logic Synthesis for AND-XOR- OR type Sense-Amplifying PLA Yoshida, H. Yamaoka, H. Ikeda, M. Asada, K. ASP-DAC 2002.and the 15th International Conference.

Slides:



Advertisements
Similar presentations
Minimization of AND-OR-EXOR Three Level Networks with AND gate Sharing Hasnain Heickal (SH-223)
Advertisements

Technology Mapping. Perform the final gate selection from a particular library Two basic approaches 1. ruled based technique 2. graph covering technique.
If R = {(x,y)| y = 3x + 2}, then R -1 = (1) x = 3y + 2 (2) y = (x – 2)/3 (3) {(x,y)| y = 3x + 2} (4) {(x,y)| y = (x – 2)/3} (5) {(x,y)| y – 2 = 3x} (6)
Irredundant Cover After performing Expand, we have a prime cover without single cube containment now. We want to find a proper subset which is also a cover.
Glitches & Hazards.
CSEE 4823 Advanced Logic Design Handout: Lecture #2 1/22/15
1 In this lecture  Number Theory ● Rational numbers ● Divisibility  Proofs ● Direct proofs (cont.) ● Common mistakes in proofs ● Disproof by counterexample.
Figure 4.1. The function f (x1, x2, x3) =  m(0, 2, 4, 5, 6).
Gate-Level Minimization
EEE324 Digital Electronics Ian McCrumRoom 5B18, Lecture 5: Software for.
ELEC Digital Logic Circuits Fall 2008 Logic Minimization (Chapter 3) Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and.
MVI Function Review Input X is p -valued variable. Each Input can have Value in Set {0, 1, 2,..., p i-1 } literal over X corresponds to subset of values.
Courtesy Costas Busch - RPI1 More Applications of the Pumping Lemma.
Logic Synthesis 2 Outline –Two-Level Logic Optimization –ESPRESSO Goal –Understand two-level optimization –Understand ESPRESSO operation.
CS 140 Lecture 5 Professor CK Cheng 10/10/02. Part I. Combinational Logic 1.Spec 2.Implementation K-map: Sum of products Product of sums.
Logic Synthesis Part II
Is ℤ 6 a cyclic group? (a) Yes (b) No. How many generators are there of ℤ 6 ?
1 Multi-Valued Logic Up to now…two-valued synthesis –Binary variables take only values {0, 1} Multi-Valued synthesis –Multi-valued variable X i can take.
Multi-Valued Input Two-Valued Output Functions. Multi-Valued Input Slide 2 Example Automobile features 0123 X1X1 TransManAuto X2Doors234 X3ColourSilverRedBlackBlue.
Copyright © Zeph Grunschlag,
1 Multi-Valued Logic Up to now…two-valued synthesis –Binary variables take only values {0, 1} Multi-Valued synthesis –Multi-valued variable X i can take.
ECE Synthesis & Verification - Lecture 9b 1 ECE 697B (667) Fall 2004 ECE 697B (667) Fall 2004 Synthesis and Verification of Digital Systems Boolean.
ECE Synthesis & Verification - Lecture 14 1 ECE 697B (667) Spring 2006 ECE 697B (667) Spring 2006 Synthesis and Verification of Digital Systems BDD-based.
1 More Applications of the Pumping Lemma. 2 The Pumping Lemma: Given a infinite regular language there exists an integer for any string with length we.
Irredundant Cover After performing Expand, we have a prime cover without single cube containment now. We want to find a proper subset which is also a cover.
Winter 2014 S. Areibi School of Engineering University of Guelph
Logic Synthesis 3 1 Logic Synthesis Part III Maciej Ciesielski Univ. of Massachusetts Amherst, MA.
Logic Synthesis Primer
ECE Synthesis & Verification 1 ECE 667 ECE 667 Synthesis and Verification of Digital Systems Exact Two-level Minimization Quine-McCluskey Procedure.
ECE 667 Synthesis and Verification of Digital Systems
PLAs Programmable Logic Arrays
Methods of Proof Lecture 4: Sep 16 (chapter 3 of the book)
ECE Synthesis & Verification, Lecture 17 1 ECE 697B (667) Spring 2006 ECE 697B (667) Spring 2006 Synthesis and Verification of Digital Systems Technology.
Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Two-Level Minimization I.
Tautology. Tautology Decision May be able to use unateness to simplify process Unate Function – one that has either the uncomplemented or complemented.
Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Two-Level Minimization II.
Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.
Transistors and Logic Circuits. Transistor control voltage in voltage out control high allows current to flow -- switch is closed (on) control low stops.
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
Department of Computer Engineering
Minimization of P-Circuits using Boolean Relations Anna Bernasconi University of Pisa Valentina Ciriani and Gabriella Trucco University of Milano Tiziano.
Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Multi-Valued Logic.
Optimization Algorithm
Methods of Proof Lecture 3: Sep 9. This Lecture Now we have learnt the basics in logic. We are going to apply the logical rules in proving mathematical.
ICS 252 Introduction to Computer Design Lecture 9 Winter 2004 Eli Bozorgzadeh Computer Science Department-UCI.
Two Level and Multi level Minimization
ES 244: Digital Logic Design Chapter 3 Chapter 3: Karnaugh Maps Uchechukwu Ofoegbu Temple University.
Examples. Examples (1/11)  Example #1: f(A,B,C,D) =  m(2,3,4,5,7,8,10,13,15) Fill in the 1’s. 1 1 C A B CD AB D 1 1.
CS/EE 3700 : Fundamentals of Digital System Design Chris J. Myers Lecture 4: Logic Optimization Chapter 4.
Karnaugh Maps ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
Math 409/409G History of Mathematics Books VII – IX of the Elements Part 3: Prime Numbers.
Multiple Valued Logic Currently Studied for Logic Circuits with More Than 2 Logic States –Intel Flash Memory – Multiple Floating Gate Charge Levels – 2,3.
Special Factoring. Difference of Squares General Formula: (x) 2 – (y) 2 = (x + y)(x – y)
Key Observation Adjacencies in the K-Map
Karnaugh Maps (K maps).
Boolean Functions 1 ECE 667 ECE 667 Synthesis and Verification of Digital Circuits Boolean Functions Basics Maciej Ciesielski Univ.
State university of New York at New Paltz Electrical and Computer Engineering Department Logic Synthesis Optimization Lect10: Two-level Logic Minimization.
CEC 220 Digital Circuit Design Implicants Wed, Sept. 23 CEC 220 Digital Circuit Design Slide 1 of 10.
ICS 252 Introduction to Computer Design Lecture 8 Winter 2004 Eli Bozorgzadeh Computer Science Department-UCI.
Methods of Proof Lecture 4: Sep 20 (chapter 3 of the book, except 3.5 and 3.8)
Programmable Logic Controller
Logic Synthesis Boolean Division.
FIGURE 3.1 Two-variable K-map
Transistors and Logic Circuits
Heuristic Minimization of Two-Level Logic
Transistors and Logic Circuits
ECE 667 Synthesis and Verification of Digital Systems
Optimization Algorithm
ECB2212-Digital Electronics
CS 140 Lecture 6: Other Types of Gates
Presentation transcript:

Logic Synthesis for AND-XOR- OR type Sense-Amplifying PLA Yoshida, H. Yamaoka, H. Ikeda, M. Asada, K. ASP-DAC 2002.and the 15th International Conference on VLSID Speaker 洪仲昀

Proposed synthesis flow Initial circuit Generate a candidate for a cube c Extract an XOR term Synthesis with extracted XOR terms Any other candidates? Optimized circuit yes no

Extraction of XOR Terms Let c = l 1 l 2 ・ ・ ・ l n Then f c ⊆ d ⊆ f l 1 f l 2 … f l n f ⊇ c ♁ d Ex: f = x 1 x 2 x 4 + x 1 x 3 x 4 + x 2 x 3 x 4 + x 2 x 3 x 4 let c = x 1 x 2 then f c = x 3 x 4 and f x 1 f x 2 = x 3 x 4 so d = x 3 x 4 thus f contains x 1 x 2 ♁ x 3 x 4

Proof f c ⊆ d ⊆ f l 1 f l 2 … f l n f ⊇ c ♁ d f c ⊆ d ⊆ f l 1 f l 2 … f l n f ⊇ c ♁ d f ⊇ c ♁ d f ⊇ cd and f ⊇ cd

Proof f c ⊆ d ⊆ f l 1 f l 2 … f l n f ⊇ c ♁ d Lemma A.1 f c ⊇ d f ⊇ cd proof f ⊇ c f c ⊇ cd ( f = c f c + c f c ) so f c ⊇ d f ⊇ cd f c ⊇ d cofactor

Proof f c ⊆ d ⊆ f l 1 f l 2 … f l n f ⊇ c ♁ d Lemma A.2 c = l 1 l 2 ・ ・ ・ l n f ⊇ l k f l k ⊇ l k f l 1 f l 2 … f l n (for any k) proof f ⊇ ( l 1 + l 2 + ・ ・ ・ l n ) f l 1 f l 2 … f l n = c f l 1 f l 2 … f l n ⊇ cd since c = l 1 l 2 ・ ・ ・ l n we have f ⊇ cd = l 1 d + l 2 d + ・ ・ ・ l n d f l k ⊇ d thus f l 1 f l 2 … f l n ⊇ d cofactor

Exact Method  Exact method uses all possible cubes as candidates for cube c. form don’t care set

Prime implicants f = a`b`c` + a`b`c + ab`c + ab`c` + abc implicants: * * 1 * * 1 1*1 1 prime implicants: *0* 1 * 1*1 1

Covering problem