ARCHER:A HISTORY-DRIVEN GLOBAL ROUTING ALGORITHM Muhammet Mustafa Ozdal, Martin D. F. Wong ICCAD ’ 07.

Slides:



Advertisements
Similar presentations
Porosity Aware Buffered Steiner Tree Construction C. Alpert G. Gandham S. Quay IBM Corp M. Hrkic Univ Illinois Chicago J. Hu Texas A&M Univ.
Advertisements

Optimal Bus Sequencing for Escape Routing in Dense PCBs H.Kong, T.Yan, M.D.F.Wong and M.M.Ozdal Department of ECE, University of Illinois at U-C ICCAD.
Optimization of Placement Solutions for Routability Wen-Hao Liu, Cheng-Kok Koh, and Yih-Lang Li DAC’13.
Wen-Hao Liu1, Yih-Lang Li, and Cheng-Kok Koh Department of Computer Science, National Chiao-Tung University School of Electrical and Computer Engineering,
Meng-Kai Hsu, Sheng Chou, Tzu-Hen Lin, and Yao-Wen Chang Electronics Engineering, National Taiwan University Routability Driven Analytical Placement for.
Ripple: An Effective Routability-Driven Placer by Iterative Cell Movement Xu He, Tao Huang, Linfu Xiao, Haitong Tian, Guxin Cui and Evangeline F.Y. Young.
EXPLORING HIGH THROUGHPUT COMPUTING PARADIGM FOR GLOBAL ROUTING Yiding Han, Dean Michael Ancajas, Koushik Chakraborty, and Sanghamitra Roy Electrical and.
1 Physical Hierarchy Generation with Routing Congestion Control Chin-Chih Chang *, Jason Cong *, Zhigang (David) Pan +, and Xin Yuan * * UCLA Computer.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
Congestion Driven Placement for VLSI Standard Cell Design Shawki Areibi and Zhen Yang School of Engineering, University of Guelph, Ontario, Canada December.
An ILP-based Automatic Bus Planner for Dense PCBs P. C. Wu, Q. Ma and M. D. F. Wong Department of Electrical and Computer Engineering, University of Illinois.
ICS 252 Introduction to Computer Design Routing Fall 2007 Eli Bozorgzadeh Computer Science Department-UCI.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
1 BoxRouter: A New Global Router Based on Box Expansion and Progressive ILP Minsik Cho and David Z. Pan ECE Dept. Univ. of Texas at Austin DAC 2006, July.
ER UCLA UCLA ICCAD: November 5, 2000 Predictable Routing Ryan Kastner, Elaheh Borzorgzadeh, and Majid Sarrafzadeh ER Group Dept. of Computer Science UCLA.
Global Routing Prof. Shiyan Hu Office: EERC 731.
A Resource-level Parallel Approach for Global-routing-based Routing Congestion Estimation and a Method to Quantify Estimation Accuracy Wen-Hao Liu, Zhen-Yu.
Metal Layer Planning for Silicon Interposers with Consideration of Routability and Manufacturing Cost W. Liu, T. Chien and T. Wang Department of CS, NTHU,
POLAR 2.0: An Effective Routability-Driven Placer Chris Chu Tao Lin.
VLSI Physical Design Automation Prof. David Pan Office: ACES Lecture 18. Global Routing (II)
WISCAD – VLSI Design Automation GRIP: Scalable 3-D Global Routing using Integer Programming Tai-Hsuan Wu, Azadeh Davoodi Department of Electrical and Computer.
Chih-Hung Lin, Kai-Cheng Wei VLSI CAD 2008
Introduction to Routing. The Routing Problem Apply after placement Input: –Netlist –Timing budget for, typically, critical nets –Locations of blocks and.
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
Area-I/O Flip-Chip Routing for Chip-Package Co-Design Progress Report 方家偉、張耀文、何冠賢 The Electronic Design Automation Laboratory Graduate Institute of Electronics.
Authors: Jia-Wei Fang,Chin-Hsiung Hsu,and Yao-Wen Chang DAC 2007 speaker: sheng yi An Integer Linear Programming Based Routing Algorithm for Flip-Chip.
Escape Routing For Dense Pin Clusters In Integrated Circuits Mustafa Ozdal, Design Automation Conference, 2007 Mustafa Ozdal, IEEE Trans. on CAD, 2009.
Global Routing. Global routing:  Sequential −One net at a time  Concurrent −Order-independent −ILP 2.
CRISP: Congestion Reduction by Iterated Spreading during Placement Jarrod A. Roy†‡, Natarajan Viswanathan‡, Gi-Joon Nam‡, Charles J. Alpert‡ and Igor L.
Solving Hard Instances of FPGA Routing with a Congestion-Optimal Restrained-Norm Path Search Space Keith So School of Computer Science and Engineering.
Wen-Hao Liu 1, Yih-Lang Li 1, and Kai-Yuan Chao 2 1 Department of Computer Science, National Chiao-Tung University, Hsin-Chu, Taiwan 2 Intel Architecture.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 EECS 527 Paper Presentation High-Performance.
Archer: A History-Driven Global Routing Algorithm Mustafa Ozdal Intel Corporation Martin D. F. Wong Univ. of Illinois at Urbana-Champaign Mustafa Ozdal.
An Efficient Clustering Algorithm For Low Power Clock Tree Synthesis Rupesh S. Shelar Enterprise Microprocessor Group Intel Corporation, Hillsboro, OR.
BSG-Route: A Length-Matching Router for General Topology T. Yan and M. D. F. Wong University of Illinois at Urbana-Champaign ICCAD 2008.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
Efficient Multi-Layer Obstacle- Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Shih-Lun Huang, Kai-Chi Hsu,Meng-Xiang Li, Yao-Wen Chang.
Thermal-aware Steiner Routing for 3D Stacked ICs M. Pathak and S.K. Lim Georgia Institute of Technology ICCAD 07.
AUTOMATIC BUS PLANNER FOR DENSE PCBS Hui Kong, Tan Yan and Martin D.F. Wong Department of Electrical and Computer Engineering, University of Illinois at.
IO CONNECTION ASSIGNMENT AND RDL ROUTING FOR FLIP-CHIP DESIGNS Jin-Tai Yan, Zhi-Wei Chen 1 ASPDAC.2009.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 6: Detailed Routing © KLMH Lienig 1 What Makes a Design Difficult to Route Charles.
GLARE: Global and Local Wiring Aware Routability Evaluation Yaoguang Wei1, Cliff Sze, Natarajan Viswanathan, Zhuo Li, Charles J. Alpert, Lakshmi Reddy,
Tao Lin Chris Chu TPL-Aware Displacement- driven Detailed Placement Refinement with Coloring Constraints ISPD ‘15.
A Negotiated Congestion based Router for Simultaneous Escape Routing Q.Ma, T.Yan and Martin D.F. Wong Department of Electrical and Computer Engineering.
Physical Synthesis Comes of Age Chuck Alpert, IBM Corp. Chris Chu, Iowa State University Paul Villarrubia, IBM Corp.
Po-Wei Lee, Chung-Wei Lin, Yao-Wen Chang, Chin-Fang Shen, Wei-Chih Tseng NTU &Synopsys An Efficient Pre-assignment Routing Algorithm for Flip-Chip Designs.
Escape Routing of Mixed-Pattern Signals Based on Staggered-Pin- Array PCBs K. Wang, H. Wang and S. Dong Department of Computer Science & Technology, Tsinghua.
1 A Min-Cost Flow Based Detailed Router for FPGAs Seokjin Lee *, Yongseok Cheon *, D. F. Wong + * The University of Texas at Austin + University of Illinois.
ECE 260B – CSE 241A /UCB EECS Kahng/Keutzer/Newton Physical Design Flow Read Netlist Initial Placement Placement Improvement Cost Estimation Routing.
Chris Chu Iowa State University Yiu-Chung Wong Rio Design Automation
Timing-Driven Routing for FPGAs Based on Lagrangian Relaxation
Simultaneous Analog Placement and Routing with Current Flow and Current Density Considerations H.C. Ou, H.C.C. Chien and Y.W. Chang Electronics Engineering,
ILP-Based Inter-Die Routing for 3D ICs Chia-Jen Chang, Pao-Jen Huang, Tai-Chen Chen, and Chien-Nan Jimmy Liu Department of Electrical Engineering, National.
Maze Routing Algorithms with Exact Matching Constraints for Analog and Mixed Signal Designs M. M. Ozdal and R. F. Hentschke Intel Corporation ICCAD 2012.
BOB-Router: A New Buffering-Aware Global Router with Over-the-Block Routing Resources Yilin Zhang1, Salim Chowdhury2 and David Z. Pan1 1 Department of.
1 L25 : Crosstalk-Concerned Physical Design (2) Jun Dong Cho Sungkyunkwan Univ. Dept. ECE Homepage :
Prof. Shiyan Hu Office: EERC 518
Routing Topology Algorithms Mustafa Ozdal 1. Introduction How to connect nets with multiple terminals? Net topologies needed before point-to-point routing.
High-Performance Global Routing with Fast Overflow Reduction Huang-Yu Chen, Chin-Hsiung Hsu, and Yao-Wen Chang National Taiwan University Taiwan.
Congestion Analysis for Global Routing via Integer Programming Hamid Shojaei, Azadeh Davoodi, and Jeffrey Linderoth* Department of Electrical and Computer.
FPGA Routing Pathfinder [Ebeling, et al., 1995] Introduced negotiated congestion During each routing iteration, route nets using shortest.
A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design Jingyu Xu, Xianlong Hong, Tong Jing, Yici.
VLSI Physical Design Automation
VLSI Physical Design Automation
Multilevel Full-Chip Routing for the X-Based Architecture
2 University of California, Los Angeles
Routing Algorithms.
Steiner Min/Max Tree Routing
Under a Concurrent and Hierarchical Scheme
Presentation transcript:

ARCHER:A HISTORY-DRIVEN GLOBAL ROUTING ALGORITHM Muhammet Mustafa Ozdal, Martin D. F. Wong ICCAD ’ 07

Outline Introduction Introduction Problem Formulation Problem Formulation Algorithm Algorithm Experimental Result Experimental Result Conclusion Conclusion

Introduction Circuit densities have been increasing significant. Circuit densities have been increasing significant. DFM rules impose complex constraints on routing problem. DFM rules impose complex constraints on routing problem. Routing problem is typically solved in two steps: global routing and detailed routing. The quality of the final interconnects depends large on the quality of global routing. Routing problem is typically solved in two steps: global routing and detailed routing. The quality of the final interconnects depends large on the quality of global routing.

Introduction The global routing algorithm can be roughly categorized into concurrent and sequential algorithm. The global routing algorithm can be roughly categorized into concurrent and sequential algorithm. Concurrent algorithm is formulated as a combinational optimization problem. The solution close to global optimal but these methods are typically not handle today ’ s large design. Concurrent algorithm is formulated as a combinational optimization problem. The solution close to global optimal but these methods are typically not handle today ’ s large design.

Introduction Sequential algorithm have been proposed to route the nets based on iterative rip-up and reroute ( RNR ) techniques. But it may lead to suboptimal result. Sequential algorithm have been proposed to route the nets based on iterative rip-up and reroute ( RNR ) techniques. But it may lead to suboptimal result. RNR-based global routers are typically greedy in minimize cost function. RNR-based global routers are typically greedy in minimize cost function.

Introduction Non-greedy RNR Non-greedy RNR

Introduction Congestion-driven Steiner tree generation Congestion-driven Steiner tree generation

Problem Formulation Capacity : the number of available track passing through grid edge. Capacity : the number of available track passing through grid edge. Congested : usage (e) > capacity (e) Congested : usage (e) > capacity (e) overflow (e) = usage (e) – capacity (e) overflow (e) = usage (e) – capacity (e)

Algorithm Objective: Objective: 1. Minimize the total congestion history cost of the utilized edge. 1. Minimize the total congestion history cost of the utilized edge. 2. Minimize the total wire length. 2. Minimize the total wire length. 3. Minimize the total usage values of utilized edges. 3. Minimize the total usage values of utilized edges. 1. Initial route based on FLUTE. 1. Initial route based on FLUTE.

Algorithm 2. Each RNR iteration, ripup each congested 2-pin connection and reroute. In the beginning, use I, L, Z pattern route. If a connection failed reroute without congestion in several iteration, it starts to utilize pattern routing with detour or maze routing. 2. Each RNR iteration, ripup each congested 2-pin connection and reroute. In the beginning, use I, L, Z pattern route. If a connection failed reroute without congestion in several iteration, it starts to utilize pattern routing with detour or maze routing. In every K iterations, it improve the Steiner topologies of the nets based on the current congestion level. In every K iterations, it improve the Steiner topologies of the nets based on the current congestion level.

Cost Formulation cost (e) = (1+α*h e k ) * overflow (e) cost (e) = (1+α*h e k ) * overflow (e) h e k : history cost for edge e in iteration k. h e k : history cost for edge e in iteration k. α : history scale factor α : history scale factor

Cost Formulation Based on the value ofα, it categorize iterative algorithm into 3 main phases Based on the value ofα, it categorize iterative algorithm into 3 main phases Initiation Initiation Negotiation Negotiation Convergence Convergence

History-Based Routing of 2-Pin Connections Pattern routing is significantly faster than maze routing. Pattern routing is significantly faster than maze routing. Increasing wirelengths prematurely to avoid congestion can eventually lead to higher overflow. Increasing wirelengths prematurely to avoid congestion can eventually lead to higher overflow.

Congestion Driven Topology Optimization It propose a Lagrangian relaxation based bounded- length minimum-cost topology improvement algorithm. It propose a Lagrangian relaxation based bounded- length minimum-cost topology improvement algorithm. First, create a Hanan grid based on the terminal positions of net. First, create a Hanan grid based on the terminal positions of net.

Congestion Driven Topology Optimization Min-cost Steiner tree is NP-complete. And need to enforce a length bound. Min-cost Steiner tree is NP-complete. And need to enforce a length bound. Lagrangian relaxation : replace each complicated constaint with a penalty term in the objective function. Lagrangian relaxation : replace each complicated constaint with a penalty term in the objective function.

Congestion Driven Topology Optimization

t k : step size used in subgradient method. t k : step size used in subgradient method. As k →∞, t k → 0 and Σt i → ∞. As k →∞, t k → 0 and Σt i → ∞. In this paper, let t k =1/k α, α< 1. In this paper, let t k =1/k α, α< 1. Αprovides a trade-off between quality and convergence speed. Αprovides a trade-off between quality and convergence speed.

Example

Experimental Result

ISPD98 ISPD98

Experimental Result ISPD07 ISPD07

Conclusion Use a method to record some past data and use it to get better solution. Use a method to record some past data and use it to get better solution. Like SA. Like SA. It should slow. It should slow.