Radix-2 2 Based Low Power Reconfigurable FFT Processor Presented by Cheng-Chien Wu, Master Student of CSIE,CCU 1 Author: Gin-Der Wu and Yi-Ming Liu Department.

Slides:



Advertisements
Similar presentations
Acceleration of Cooley-Tukey algorithm using Maxeler machine
Advertisements

David Hansen and James Michelussi
1 ECE734 VLSI Arrays for Digital Signal Processing Chapter 3 Parallel and Pipelined Processing.
Cost-Effective Pipeline FFT/IFFT VLSI Architecture for DVB-H System Present by: Yuan-Chu Yu Chin-Teng Lin and Yuan-Chu Yu Department of Electrical and.
The Study of Cache Oblivious Algorithms Prepared by Jia Guo.
Digital Kommunikationselektronik TNE027 Lecture 5 1 Fourier Transforms Discrete Fourier Transform (DFT) Algorithms Fast Fourier Transform (FFT) Algorithms.
The Discrete Fourier Transform. The spectrum of a sampled function is given by where –  or 0 .
LECTURE Copyright  1998, Texas Instruments Incorporated All Rights Reserved Use of Frequency Domain Telecommunication Channel |A| f fcfc Frequency.
Masters Presentation at Griffith University Master of Computer and Information Engineering Magnus Nilsson
ECE 734: Project Presentation Pankhuri May 8, 2013 Pankhuri May 8, point FFT Algorithm for OFDM Applications using 8-point DFT processor (radix-8)
Las Palmas de G.C., Dec IUMA Projects and activities.
1 Final project Speaker: Team 5 電機三 黃柏森 趙敏安 Mentor : 陳圓覺 Adviser: Prof. An-Yeu Wu Date: 2007/1/22.
Lecture #17 INTRODUCTION TO THE FAST FOURIER TRANSFORM ALGORITHM Department of Electrical and Computer Engineering Carnegie Mellon University Pittsburgh,
Introduction to Fast Fourier Transform (FFT) Algorithms R.C. Maher ECEN4002/5002 DSP Laboratory Spring 2003.
Chapter 15 Digital Signal Processing
Data Partitioning for Reconfigurable Architectures with Distributed Block RAM Wenrui Gong Gang Wang Ryan Kastner Department of Electrical and Computer.
MAPLD 2005 A High-Performance Radix-2 FFT in ANSI C for RTL Generation John Ardini.
Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
White and Gloster P741 An Implementation of the Discrete Fourier Transform on a Reconfigurable Processor By Michael J. White 1,2* and Clay Gloster, Jr.,
Author: D. Brooks, V.Tiwari and M. Martonosi Reviewer: Junxia Ma
Real Time Image Feature Vector Generator Employing Functional Cache Memory for Edge Takuki Nakagawa, Department of Electronic Engineering The University.
Low power and cost effective VLSI design for an MP3 audio decoder using an optimized synthesis- subband approach T.-H. Tsai and Y.-C. Yang Department of.
Numerical Analysis – Digital Signal Processing Hanyang University Jong-Il Park.
Ronny Krashinsky Seongmoo Heo Michael Zhang Krste Asanovic MIT Laboratory for Computer Science SyCHOSys Synchronous.
MOUSETRAP Ultra-High-Speed Transition-Signaling Asynchronous Pipelines Montek Singh & Steven M. Nowick Department of Computer Science Columbia University,
Abdullah Aldahami ( ) Feb26, Introduction 2. Feedback Switch Logic 3. Arithmetic Logic Unit Architecture a.Ripple-Carry Adder b.Kogge-Stone.
Constraint Directed CAD Tool For Automatic Latency-optimal Implementation of FPGA-based Systolic Arrays Greg Nash Reconfigurable Technology: FPGAs and.
Fast Memory Addressing Scheme for Radix-4 FFT Implementation Presented by Cheng-Chien Wu, Master Student of CSIE,CCU 1 Author: Xin Xiao, Erdal Oruklu and.
EE/CS 481 Spring Founder’s Day, 2008 University of Portland School of Engineering Project Golden Eagle CMOS Fast Fourier Transform Processor Team.
High Performance Scalable Base-4 Fast Fourier Transform Mapping Greg Nash Centar 2003 High Performance Embedded Computing Workshop
J. Greg Nash ICNC 2014 High-Throughput Programmable Systolic Array FFT Architecture and FPGA Implementations J. Greg.
Lecture 8: Processors, Introduction EEN 312: Processors: Hardware, Software, and Interfacing Department of Electrical and Computer Engineering Spring 2014,
Paper Reading - A New Approach to Pipeline FFT Processor Presenter:Chia-Hsin Chen, Yen-Chi Lee Mentor:Chenjo Instructor:Andy Wu.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Under-Graduate Project Improving Timing, Area, and Power Speaker: 黃乃珊 Adviser: Prof.
Fast Fourier Transform & Assignment 2
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Under-Graduate Project Case Study: Single-path Delay Feedback FFT Speaker: Yu-Min.
RICE UNIVERSITY On the architecture design of a 3G W-CDMA/W-LAN receiver Sridhar Rajagopal and Joseph R. Cavallaro Rice University Center for Multimedia.
Reconfigurable FFT architecture
Speaker: Darcy Tsai Advisor: Prof. An-Yeu Wu Date: 2013/10/31
Professor A G Constantinides 1 Discrete Fourier Transforms Consider finite duration signal Its z-tranform is Evaluate at points on z-plane as We can evaluate.
A New Class of High Performance FFTs Dr. J. Greg Nash Centar ( High Performance Embedded Computing (HPEC) Workshop.
Fast Lookup for Dynamic Packet Filtering in FPGA REPORTER: HSUAN-JU LI 2014/09/18 Design and Diagnostics of Electronic Circuits & Systems, 17th International.
Fast Fourier Transforms. 2 Discrete Fourier Transform The DFT pair was given as Baseline for computational complexity: –Each DFT coefficient requires.
A Reconfigurable FPGA Architecture for DSP Transforms Subramanian Rama Vishnu Vijayaraghavan.
Seok-jae, Lee VLSI Signal Processing Lab. Korea University
A 1.2V 26mW Configurable Multiuser Mobile MIMO-OFDM/-OFDMA Baseband Processor Motivations –Most are single user, SISO, downlink OFDM solutions –Training.
Fast VLSI Implementation of Sorting Algorithm for Standard Median Filters Hyeong-Seok Yu SungKyunKwan Univ. Dept. of ECE, Vada Lab.
FFTC: Fastest Fourier Transform on the IBM Cell Broadband Engine David A. Bader, Virat Agarwal.
Cache Pipelining with Partial Operand Knowledge Erika Gunadi and Mikko H. Lipasti Department of Electrical and Computer Engineering University of Wisconsin—Madison.
Introduction to Intrusion Detection Systems. All incoming packets are filtered for specific characteristics or content Databases have thousands of patterns.
An FFT for Wireless Protocols Dr. J. Greg Nash Centar ( HAWAI'I INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES Mobile.
RTL Hardware Design by P. Chu Chapter 9 – ECE420 (CSUN) Mirzaei 1 Sequential Circuit Design: Practice Shahnam Mirzaei, PhD Spring 2016 California State.
 presented by- ARPIT GARG ISHU MISHRA KAJAL SINGHAL B.TECH(ECE) 3RD YEAR.
1 Paper reading A New Approach to FFT Processor Speaker: 吳紋浩 第六組 洪聖揚 吳紋浩 Adviser: Prof. Andy Wu Mentor: 陳圓覺.
Optimizing Interconnection Complexity for Realizing Fixed Permutation in Data and Signal Processing Algorithms Ren Chen, Viktor K. Prasanna Ming Hsieh.
The content of lecture This lecture will cover: Fourier Transform
DIGITAL SIGNAL PROCESSING ELECTRONICS
By: Mohammadreza Meidnai Urmia university, Urmia, Iran Fall 2014
Centar ( Global Signal Processing Expo
A New Approach to Pipeline FFT Processor
Lecture #17 INTRODUCTION TO THE FAST FOURIER TRANSFORM ALGORITHM
Chapter 9 Computation of the Discrete Fourier Transform
C Model Sim (Fixed-Point) -A New Approach to Pipeline FFT Processor
 = N  N matrix multiplication N = 3 matrix N = 3 matrix N = 3 matrix
Speaker: Yumin Adviser: Prof. An-Yeu Wu Date: 2013/10/24
95-1 Under-Graduate Project Paper Reading Presentation
Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
Speaker: Chris Chen Advisor: Prof. An-Yeu Wu Date: 2014/10/28
Lecture #17 INTRODUCTION TO THE FAST FOURIER TRANSFORM ALGORITHM
Presentation transcript:

Radix-2 2 Based Low Power Reconfigurable FFT Processor Presented by Cheng-Chien Wu, Master Student of CSIE,CCU 1 Author: Gin-Der Wu and Yi-Ming Liu Department of Electrical Engineering NCNU Source: IEEE International Symposium on Industrial Electronics(ISIE2009)

Outline – Introduction – Discrete Fourier Transform(DCT) – Radix - 4 Fast Fourier Transform(FFT) – Radix FFT – Architecture of Radix – Conclusion 2

Outline – Introduction – Discrete Fourier Transform(DCT) – Radix - 4 Fast Fourier Transform(FFT) – Radix FFT – Architecture of Radix – Conclusion 3

Introduction 4 Fast Fourier Transform (FFT) is widely applied in the speech processing, image processing, and communication system.

Introduction(cont’d) 5 Important FFT issues – High throughput – FFT size – Power consumption

Outline – Introduction – Discrete Fourier Transform(DCT) – Radix - 4 Fast Fourier Transform(FFT) – Radix FFT – Architecture of Radix – Conclusion 6

Discrete Fourier Transform(DCT) 7 DFT definition equation: – x: Input array – X: Output array – N: FFT size – W: Twiddle Factor – n: Input element – K: Output element NxN adders NxN multipliers

DCT(cont’d) 8 Twiddle factor: – e: natural number – X: Output array – N: FFT size – n: Input element – K: Output element – i: Imaginary unit

Outline – Introduction – Discrete Fourier Transform(DCT) – Radix - 4 Fast Fourier Transform(FFT) – Radix FFT – Architecture of Radix – Conclusion 9

DCT to FFT 10 An FFT computes the DFT and produces exactly the same result as evaluating the DFT definition directly the only difference is that an FFT is much faster

Radix-4 FFT 11 Based on the radix-4 algorithm, the DFT of signal is divided into four partitions Where F = 0,1,2,3…..N-1 ; k = 0,1,2,3…..N/4-1

Radix-4 FFT(cont’d) 12

Radix-4 FFT(cont’d) 13

Radix-4 FFT(cont’d) 14

Radix-4 FFT(cont’d) 15 According to the above equations, we use the same manner to obtain the other samples as the following equations

Radix-4 FFT(cont’d) 16 Butterfly graph of Radix-4 FFT

2 Stage Butterfly graph of Radix-4 17

Butterfly graph of Radix-2 FFT 18

Outline – Introduction – Discrete Fourier Transform(DCT) – Radix - 4 Fast Fourier Transform(FFT) – Radix FFT – Architecture of Radix – Conclusion 19

Radix-2 2 FFT 20 We rewrite the previous equation of radix -4 FFT algorithm as follows

Radix-2 2 FFT Insert T1,T2,T3,T4 into equation 21

Radix-2 2 FFT BF Butterfly graph of the radix-2 2 FFT 22

Compared with the radix - 2 and 4 reduce the multiplication complexity of radix - 4 Much faster than the conventional radix -2 FFT 23

Outline – Introduction – Discrete Fourier Transform(DCT) – Radix - 4 Fast Fourier Transform(FFT) – Radix FFT – Architecture of Radix – Conclusion 24

Hardware architecture Pipeline based – Single delay feedback pipeline (SDF) – Multiple-path delay commutator pipeline (MDC) Memory based 25

Hardware architecture Pipeline based – Single delay feedback pipeline (SDF) – Multiple-path delay commutator pipeline (MDC) Memory based 26

Reconfigurable FFT Processor 27

Input data with the radix-2 2 The inputs and outputs have 4 real part and 4 imaginary part respectively 28

radix-2 2 butterfly unit architecture 29

Reconfigurable FFT Processor 30

FFT Register array 31

Bank 32

Analysis The total gate count of the FFT processor is about synthesized and estimated with TSMC.13 μm standard. The max clock frequency is 100 MHz. The total execution needs 332 clock cycles. The latency is about 3.32μs(332X10ns) 33

Power Consumption The main source of power consumption in a typical CMOS logic gate is due to the switching power, Psw. 34

Power Consumption(cont’d) Vdd : supply voltage F : clock frequency C load : load capacitance of the gate K : the average number of times that the gate makes an active transition in a single clock cycle. 35

Comparison of Several Researches 36

Outline – Introduction – Discrete Fourier Transform(DCT) – Radix - 4 Fast Fourier Transform(FFT) – Radix FFT – Architecture of Radix – Conclusion 37

Conclusions The Radix FFT processor is low power consumption. The Radix FFT processor has more flexibility. 38

Thanks for Listening 39