Nanotechnology on our Desktops Hard Disk Sensor Medium Transistor Gate SourceDrain Switching layer 5 nm Magnetic grain 10 nm Gate oxide 4 nm Well 6 nm.

Slides:



Advertisements
Similar presentations
by Alexander Glavtchev
Advertisements

6.1 Transistor Operation 6.2 The Junction FET
Single Electron Devices Single-electron Transistors
Derek Wright Monday, March 7th, 2005
Chun-Chieh Lu Carbon-based devices on flexible substrate 1.
Simulations of sub-100nm strained Si MOSFETs with high- gate stacks
High-K Dielectrics The Future of Silicon Transistors
Lecture 6.0 Properties of Dielectrics. Dielectric use in Silicon Chips Capacitors –On chip –On Circuit Board Insulators –Transistor gate –Interconnects.
Roadmap of Microelectronic Industry. Scaling of MOSFET Reduction of channel length L  L/α Integration density  α 2 Speed  α; Power/device  1/α 2 Power.
Spring 2007EE130 Lecture 33, Slide 1 Lecture #33 OUTLINE The MOS Capacitor: C-V examples Impact of oxide charges Reading: Chapter 18.1, 18.2.
Future of Computation with Electronic Nanotechnogy Presented By Shubhra Karmakar.
Spring 2007EE130 Lecture 35, Slide 1 Lecture #35 OUTLINE The MOS Capacitor: Final comments The MOSFET: Structure and operation Reading: Chapter 17.1.
Spring 2007EE130 Lecture 34, Slide 1 Lecture #34 OUTLINE The MOS Capacitor: MOS non-idealities (cont.) V T adjustment Reading: Chapter 18.3.
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
11/3/2004EE 42 fall 2004 lecture 271 Lecture #27 MOS LAST TIME: NMOS Electrical Model – Describing the I-V Characteristics – Evaluating the effective resistance.
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
MOS Capacitors ECE Some Classes of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor ▫ MOSFET, which will be the type that.
Science and Technology of Nanostructures Physics 805, Fall 2009 F. J. Himpsel Syllabus, Info, Lecture Notes :
Device Physics – Transistor Integrated Circuit
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Keeping Up with Moore’s Law Who the heck is this Moore guy anyway? Gordon E. Moore was the cofounder of Intel Corporation Gordon E. Moore was the cofounder.
Reliability of ZrO 2 films grown by atomic layer deposition D. Caputo, F. Irrera, S. Salerno Rome Univ. “La Sapienza”, Dept. Electronic Eng. via Eudossiana.
Tunneling Outline - Review: Barrier Reflection - Barrier Penetration (Tunneling) - Flash Memory.
1 Integrated Circuits Basics Titov Alexander 25 October 2014.
Figure 9.1. Use of silicon oxide as a masking layer during diffusion of dopants.
Micky Holcomb West Virginia University Bristow, Lederman, Stanescu & Wilson Micky Holcomb West Virginia University Bristow, Lederman, Stanescu & Wilson.
Limitations of Digital Computation William Trapanese Richard Wong.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 24, 2010 MOS Model.
Highlights of Solid State Physics Man of the Year Nobel Prizes …
The Wisconsin Institutes for Discovery (Nano + Bio + Info)
Field Effect Transistor. What is FET FET is abbreviation of Field Effect Transistor. This is a transistor in which current is controlled by voltage only.
1 BULK Si (100) VALENCE BAND STRUCTURE UNDER STRAIN Sagar Suthram Computational Nanoelectronics Class Project
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 9: September 17, 2014 MOS Model.
ECE 4339 L. Trombetta ECE 4339: Physical Principles of Solid State Devices Len Trombetta Summer 2007 Chapters 16-17: MOS Introduction and MOSFET Basics.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – Poly-Si gate depletion effect – V T adjustment Reading: Pierret ; Hu.
1 Chapter 5. Metal Oxide Silicon Field-Effect Transistors (MOSFETs)
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – V T adjustment – Poly-Si gate depletion effect Reading: Pierret ; Hu.
Putting Electrons to Work Doping and Semiconductor Devices.
F. Sacconi, M. Povolotskyi, A. Di Carlo, P. Lugli University of Rome “Tor Vergata”, Rome, Italy M. Städele Infineon Technologies AG, Munich, Germany Full-band.
Trends in IC technology and design J. Christiansen CERN - EP/MIC
EE210 Digital Electronics Class Lecture 6 May 08, 2008.
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First Time User Guide to MOSCAP*
Many solids conduct electricity
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 9: September 26, 2011 MOS Model.
Single Electron Transistor (SET)
MOS Capacitors UoG-UESTC Some Classes of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor ▫ MOSFET, which will be the.
MOSFET Current Voltage Characteristics Consider the cross-sectional view of an n-channel MOSFET operating in linear mode (picture below) We assume the.
Fowler-Nordheim Tunneling in TiO2 for room temperature operation of the Vertical Metal Insulator Semiconductor Tunneling Transistor (VMISTT) Lit Ho Chong,Kanad.
Introduction to semiconductor technology. Outline –6 Junctions Metal-semiconductor junctions –6 Field effect transistors JFET and MOS transistors Ideal.
Integrated Circuit Devices
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
Single Electron Transistor (SET) CgCg dot VgVg e-e- e-e- gate source drain channel A single electron transistor is similar to a normal transistor (below),
Solids Solids are everywhere. Looking around, we see solids. Most of our electronics is solid state. Composite materials make airplanes and cars lighter,
The Fate of Silicon Technology: Silicon Transistors Maria Bucukovska Scott Crawford Everett Comfort.
CP 208 Digital Electronics Class Lecture 6 March 4, 2009.
The MOS capacitor. (a) Physical structure of an n+-Si/SiO2/p-Si MOS capacitor, and (b) cross section (c) The energy band diagram under charge neutrality.
Fatemeh (Samira) Soltani University of Victoria June 11 th
EE130/230A Discussion 10 Peng Zheng.
Government Engineering College Bharuch Metal Oxide Semiconductor Field Effect Transistors{MOSFET} Prepared by- RAHISH PATEL PIYUSH KUMAR SINGH
L ECE 4243/6243 Fall 2016 UConn F. Jain Notes Chapter L11 (page ). FET Operation slides Scaling Laws of FETs (slides 9-22)
Nonvolatile memories:
by Alexander Glavtchev
Lecture 7 DFT Applications
Nanotechnology: An Alchemist’s Dream
Day 9: September 18, 2013 MOS Model
Device Physics – Transistor Integrated Circuit
Building Memory Chips Rob Miller Test Engineer
MOS Capacitor Basics Metal SiO2
Single Electron Transistor (SET)
Device Physics – Transistor Integrated Circuit
Presentation transcript:

Nanotechnology on our Desktops Hard Disk Sensor Medium Transistor Gate SourceDrain Switching layer 5 nm Magnetic grain 10 nm Gate oxide 4 nm Well 6 nm

Alferov Kroemer Nobel Prize in Physics 2000 Electrons in the Conduction Band Holes in the Valence Band n-type p-type Benefits of a quantum well: 1)Trap electrons and holes in the same quantum well and thereby keep them together longer. 2)Electrons and holes have well-defined, quantized energies, such that most of them contribute to the same laser line.

6 nm : Optimum Thickness Quantum Well Laser Optimization

The electron flow from source to drain is controlled by the gate voltage. Electrons MOS = Metal-Oxide-Semiconductor FET = Field Effect Transistor The (MOSFET) Transistor

TransistorDRAM (Dynamic Random Access Memory) Transistor + Capacitor

Moore’s Law of Silicon Electronics The performance of silicon devices increases exponentially. Corollaries: The storage density doubles every 2 years, linear dimensions x ½ every 4 years. The cost per megabyte decreases exponentially. The cost of a factory (“fab”) increases exponentially (now a few billion $).

Gate oxide has shrunk to < 2nm, < 10 atom layers. Electrons can tunnel through when applying a gate voltage. Uses up to 1 / 3 of the power. Power consumption by a leaky gate oxide: A show-stopper for Moore’s Law ?

Semiconductor-Insulator Interfaces : From the MOSFET to Molecular Electronics Mismatch of the bond density at the Si/SiO 2 interface

The Si/SiO 2 Interface Intermediate oxidation states at the interface provide a gradual transition from Si to SiO 2.

STEM + electron energy loss measurement across the Si/SiO 2 interface (see Lect. 5, Slides 16,17) 0.7 nm Limit Predicted for the Gate Oxide Thickness Intermediate oxides insulate poorly Si2p CBM

Intel is already at the limit: 0.8 nm oxide reached in demos Need gate insulator with high dielectric constant : HfO 2 Thicker oxide with same capacitance and less leakage

Atomic Layer Epitaxy (ALE) for Monolayer Control “Digital Growth” General concept of ALE: Adsorb fairly inert pre- cursor molecules onto a reactive sbstrate, such that only one monolayer sticks. Reactivate the surface by chemical treatment. Repeat this cycle. ALE growth of Al 2 O 3 (alumina) from an organo-metallic precursor with reactivation by H 2 O.

Molecular Field Effect Transistors Molecular Control of Gate Dielectric and its Interface Review: Malliaras and Friend, Physics Today, May 2005, p. 5 Halik et al., Nature 431, 963 (2004) Si-Molecule Interfaces

Peters et al., Langmuir 18, 1250 (2002) Attaching Alkanes to Silicon via Siloxane Chemistry Moist  Ordered Dry  Disordered Silicon Alkane Cl HOHO C-H C-C OTS

In Pursuit of the Ultimate Storage Medium 1 bit = 1 atom 10  m 10 nm CD-ROM Silicon Surface Density x 10 6 Track spacing 5 atom rows Bennewitz et al. Nanotechnology 13, 499 (2002)

250 Terabit/inch 2 Year 2038 When will we be down to atoms ? Using Moore's Law...

CCD (Charge Coupled Device) Physics Nobel Prize 2009: Boyle and Smith The CCD detectors in digital cameras wiped out photographic film.

Operation of a CCD CCD detectors are based on silicon MOS technology (compare Slides 4, 5). Each pixel consists of a MOS capacitor with positive gate voltage. Contrary to a MOSFET, electrons cannot flow directly into the channel. Only those excited by photons are able to charge the capacitor, building up a charge bucket. Readout: Charge buckets are shifted along a row of pixels (“bucket brigade”). GateChannel VB CB