 Embedded Digital Signal Processing (DSP) systems  Specification with floating-point data types  Implementation in fixed-point architectures  Precision.

Slides:



Advertisements
Similar presentations
FINITE WORD LENGTH EFFECTS
Advertisements

© 2003 Xilinx, Inc. All Rights Reserved Course Wrap Up DSP Design Flow.
Mani Srivastava UCLA - EE Department Room: 6731-H Boelter Hall Tel: WWW: Copyright 2003.
ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.
1 ECE734 VLSI Arrays for Digital Signal Processing Chapter 3 Parallel and Pipelined Processing.
ECE Synthesis & Verification - Lecture 2 1 ECE 667 Spring 2011 ECE 667 Spring 2011 Synthesis and Verification of Digital Circuits High-Level (Architectural)
AMI 4622 Digital Signal Processing
FPGA Latency Optimization Using System-level Transformations and DFG Restructuring Daniel Gomez-Prado, Maciej Ciesielski, and Russell Tessier Department.
Chess Review May 10, 2004 Berkeley, CA Platform-based Design for Mixed Analog-Digital Designs Fernando De Bernardinis, Yanmei Li, Alberto Sangiovanni-Vincentelli.
Digital Kommunikationselektronik TNE027 Lecture 4 1 Finite Impulse Response (FIR) Digital Filters Digital filters are rapidly replacing classic analog.
Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
Code and Decoder Design of LDPC Codes for Gbps Systems Jeremy Thorpe Presented to: Microsoft Research
Carnegie Mellon Adaptive Mapping of Linear DSP Algorithms to Fixed-Point Arithmetic Lawrence J. Chang Inpyo Hong Yevgen Voronenko Markus Püschel Department.
VLSI DSP 2008Y.T. Hwang3-1 Chapter 3 Algorithm Representation & Iteration Bound.
Platform-based Design for Mixed Analog-Digital Designs Fernando De Bernardinis, Yanmei Li, Alberto Sangiovanni-Vincentelli May 10, 2004 Analog Platform.
A Low-Power Low-Memory Real-Time ASR System. Outline Overview of Automatic Speech Recognition (ASR) systems Sub-vector clustering and parameter quantization.
T Digital Signal Processing and Filtering
- 1 - EE898-HW/SW co-design Hardware/Software Codesign “Finding right combination of HW/SW resulting in the most efficient product meeting the specification”
EECE **** Embedded System Design
March 8, 2006Spectral RTL ATPG1 High-Level Spectral ATPG for Gate-level Circuits Nitin Yogi and Vishwani D. Agrawal Auburn University Department of ECE.
Floating-point to fixed-point code conversion with variable trade-off between computational complexity and accuracy loss Alexandru Bârleanu, Vadim Băitoiu.
Telecommunications and Signal Processing Seminar Ravi Bhargava * Lizy K. John * Brian L. Evans Ramesh Radhakrishnan * The University of Texas at.
L7: Pipelining and Parallel Processing VADA Lab..
1 C.H. Ho © Rapid Prototyping of FPGA based Floating Point DSP Systems C.H. Ho Department of Computer Science and Engineering The Chinese University of.
Modeling and simulation of systems Model building Slovak University of Technology Faculty of Material Science and Technology in Trnava.
1 Exploring Custom Instruction Synthesis for Application-Specific Instruction Set Processors with Multiple Design Objectives Lin, Hai Fei, Yunsi ACM/IEEE.
A 1V 14b Self-Timed Zero- Crossing-Based Incremental ΔΣ ADC[1] Class Presentation for Custom Implementation of DSP By Parinaz Naseri Spring
Unit-V DSP APPLICATIONS. UNIT V -SYLLABUS DSP APPLICATIONS Multirate signal processing: Decimation Interpolation Sampling rate conversion by a rational.
Ch.5 Fixed-Point vs. Floating Point. 5.1 Q-format Number Representation on Fixed-Point DSPs 2’s Complement Number –B = b N-1 …b 1 b 0 –Decimal Value D.
Adv DSP Spring-2015 Lecture#9 Optimum Filters (Ch:7) Wiener Filters.
ESPL 1 Wordlength Optimization with Complexity-and-Distortion Measure and Its Application to Broadband Wireless Demodulator Design Kyungtae Han and Brian.
LIST OF EXPERIMENTS USING TMS320C5X Study of various addressing modes of DSP using simple programming examples Sampling of input signal and display Implementation.
System-level power analysis and estimation September 20, 2006 Chong-Min Kyung.
Automatic Evaluation of the Accuracy of Fixed-point Algorithms Daniel MENARD 1, Olivier SENTIEYS 1,2 1 LASTI, University of Rennes 1 Lannion, FRANCE 2.
Digital Filter Realization
Professors: Eng. Diego Barral Eng. Mariano Llamedo Soria Julian Bruno
Lecture 10b Adaptive Filters. 2 Learning Objectives  Introduction to adaptive filtering.  LMS update algorithm.  Implementation of an adaptive filter.
1. Adaptive System Identification Configuration[2] The adaptive system identification is primarily responsible for determining a discrete estimation of.
Digital Signal Processing
Under-Graduate Project Adviser: Prof. An-Yeu Wu Mentor: 詹承洲 第二組 溫仁揚 溫昌懌.
A New Class of High Performance FFTs Dr. J. Greg Nash Centar ( High Performance Embedded Computing (HPEC) Workshop.
Signals and Systems Lecture Filter Structure and Quantization Effects.
Chapter 6 Discrete-Time System. 2/90  Operation of discrete time system 1. Discrete time system where and are multiplier D is delay element Fig. 6-1.
BRAIN TISSUE IMPEDANCE ESTIMATION Improve the Brain’s Evoked Potential’s source Temporal and Spatial Inverse Problem Improve the Brain Tissue Impedance.
 Adaptive filter based on LMS Algorithm used in different fields  Equalization, Noise Cancellation, Channel Estimation...  Easy implementation in embedded.
ELEC692 VLSI Signal Processing Architecture Lecture 12 Numerical Strength Reduction.
EENG 751 3/16/ EENG 751: Signal Processing I Class # 9 Outline Signal Flow Graph Implementation l Fundamentals l System Function l Graph Construction.
L9 : Low Power DSP Jun-Dong Cho SungKyunKwan Univ. Dept. of ECE, Vada Lab.
Lecture 09b Finite Impulse Response (FIR) Filters
EC1358 – DIGITAL SIGNAL PROCESSING
DSP-CIS Part-III : Optimal & Adaptive Filters Chapter-9 : Kalman Filters Marc Moonen Dept. E.E./ESAT-STADIUS, KU Leuven
Real-time Digital Signal Processing Digital Filters.
Digital Signal Processor HANYANG UNIVERSITY 학기 Digital Signal Processor 조 성 호 교수님 담당조교 : 임대현
1 VLSI Algorithm & Computing Structures Chapter 1. Introduction to DSP Systems Younglok Kim Dept. of Electrical Engineering Sogang University Spring 2007.
Chapter 4 Structures for Discrete-Time System Introduction The block diagram representation of the difference equation Basic structures for IIR system.
EE 445S Real-Time Digital Signal Processing Lab Fall 2013 Lab 3 IIR Filters Chao Jia Debarati Kundu Andrew Mark.
Application of digital filter in engineering
Unit IV Finite Word Length Effects
Evaluating Register File Size
Lattice Struture.
3.1 Introduction Why do we need also a frequency domain analysis (also we need time domain convolution):- 1) Sinusoidal and exponential signals occur.
Embedded Systems Design
Methodology of a Compiler that Compresses Code using Echo Instructions
Chapter 16 Adaptive Filters
لجنة الهندسة الكهربائية
Chapter 6 Discrete-Time System
DEPARTMENT OF INFORMATION TECHNOLOGY DIGITAL SIGNAL PROCESSING UNIT 4
Automatic Floating-Point to Fixed-Point Transformations
DEPARTMENT OF INFORMATION TECHNOLOGY DIGITAL SIGNAL PROCESSING UNIT 4
Fixed-point Analysis of Digital Filters
Presentation transcript:

 Embedded Digital Signal Processing (DSP) systems  Specification with floating-point data types  Implementation in fixed-point architectures  Precision evaluation based on simulation [Coster98], [Keding01], [Kim98]  Long simulation time [Coster98]  Optimization process requires multiple simulations [Sung95]  Definition of a new methodology based on an analytical approach  Embedded Digital Signal Processing (DSP) systems  Specification with floating-point data types  Implementation in fixed-point architectures  Precision evaluation based on simulation [Coster98], [Keding01], [Kim98]  Long simulation time [Coster98]  Optimization process requires multiple simulations [Sung95]  Definition of a new methodology based on an analytical approach Signal Noise sources (generated during a cast operation) Output noise Output signal Input noises Error due to coefficient quantization + System Inputs A METHODOLOGY FOR EVALUATING THE PRECISION OF FIXED-POINT SYSTEMS Daniel MENARD 1, Olivier SENTIEYS 1,2 1 LASTI - University of Rennes I F Lannion, France 2 COSI Project - IRISA/INRIA F Rennes cedex, France Linear Time-Invariant System Model SQNR GsGs DFG Generation SFG Generation SUIF SQNR Determination G sn GHGH Back End Source C algorithm Experimentation, Results and Perspectives SQNR Computation Methodology Output quantization noise Noise due to coefficient quantization Quantization noise #define pi main() { float x,h,z for(i=1;i<n;i++) { *z= *y++ + *h++ } for(i=1;i<n;i++) { *z= *y++ + *h++ } VIRGULE FLOTTANTE.C Fixed-point coding Precision evaluation #define pi main() { float x,h,z for(i=1;i<n;i++) { *z= *y++ + *h++ } for(i=1;i<n;i++) { *z= *y++ + *h++ } VIRGULE FLOTTANTE.C Floating-point description Fixed-point specification Optimization Introduction  Propagation noise models:  Addition: z = u + v  Multiplication: z = u  v  Quantization noise model:  b gi (n) : additive random variable  Stationary and uniformly distributed white noise  Uncorrelated with y(n)  First and second-order moments:  Propagation noise models:  Addition: z = u + v  Multiplication: z = u  v  Quantization noise model:  b gi (n) : additive random variable  Stationary and uniformly distributed white noise  Uncorrelated with y(n)  First and second-order moments: Noise models + Q Front End System noise model determination H(z) Determination  SFG to DAG transformation  Detection of cycles in the SFG  Enumeration of the cycles  Dismantling of the cycles  DAG linear function computation  Partial T.F. determination  Global T.F. determination  SFG to DAG transformation  Detection of cycles in the SFG  Enumeration of the cycles  Dismantling of the cycles  DAG linear function computation  Partial T.F. determination  Global T.F. determination Noise modelization Signal Flow Graph + fixed-point specifications Transfer Function (T.F.) determination  Noise source detection and insertion in the SFG  Replacement of operators by their propagation noise model  Test of the tool on classical DSP algorithms:  FFT, FIR and IIR filters  Precision of the estimation:  Measurement of the relative error between our estimation and the one obtained by simulation  IIR 2 < 8.2 %  FIR 16 < 1.5 %  FFT 16 < 2.3 %  Execution time of the tool:  Perspectives:  Hardware synthesis: minimization of the chip area under SQNR constraint:  Most of the time is consumed by the cycle enumeration stage Abstract : The minimization of cost, power consumption and time to market of DSP applications requires the development of methodologies for the automatic implementation of floating-point algorithms in fixed-point architectures. In this paper, a new methodology for evaluating the quality of an implementation through the automatic determination of the Signal to Quantization Noise Ratio (SQNR) is under consideration. The modelization of the system at the quantization noise level and the expression of the output noise power have been detailed for linear systems. Then, the different phases of the methodology are explained and the ability of our approach for computing the SQNR efficiently is shown. +