Lecture 10 ALU and Control Unit Design Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.

Slides:



Advertisements
Similar presentations
UNIT 2: Data Flow description
Advertisements

Memory. Memory.
6-1 Chapter 6 - Datapath and Control Department of Information Technology, Radford University ITEC 352 Computer Organization Principles of Computer Architecture.
Register Transfer Level
1ASM Algorithmic State Machines (ASM) part 1. ASM2 Algorithmic State Machine (ASM) ‏ Our design methodologies do not scale well to real-world problems.
Princess Sumaya Univ. Computer Engineering Dept. د. بســام كحـالــه Dr. Bassam Kahhaleh.
Princess Sumaya University
Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU
Multiplexer as a Universal Function Generator Lecture L6.7 Section 6.2.
1 Register Transfer &  -operations Computer Organization Computer Architectures Lab REGISTER TRANSFER AND MICROOPERATIONS Register Transfer Language Register.
Chapter 9 Computer Design Basics. 9-2 Datapaths Reminding A digital system (or a simple computer) contains datapath unit and control unit. Datapath: A.
The Control Unit: Sequencing the Processor Control Unit: –provides control signals that activate the various microoperations in the datapath the select.
Chapter 7. Register Transfer and Computer Operations
Topics covered: CPU Architecture CSE 243: Introduction to Computer Architecture and Hardware/Software Interface.
CPEN Digital System Design Chapter 9 – Computer Design
George Mason University ECE 448 – FPGA and ASIC Design with VHDL Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts,
Unit 12 Registers and Counters Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.
Chapter 4 Register Transfer and Microoperations
©2004 Brooks/Cole FIGURES FOR CHAPTER 18 CIRCUITS FOR ARITHMETIC OPERATIONS Click the mouse to move to the next page. Use the ESC key to exit this chapter.
Lecture 8 Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
TEAM 1: Miguel Harmant Rodney Rodriguez Elias Crespo Javier Parra Alfredo Alonso Marc-Wayne Anglin.
Lecture 13 Basic I/O Interface
Chapter 4. control unit. Agenda Basic concepts Fundamentals of CU Register transfer notations and descriptions Buses Design methods Hardwired approach.
CSC321 Where We’ve Been Binary representations Boolean logic Logic gates – combinational circuits Flip-flops – sequential circuits Complex gates – modules.
Chap 8. Sequencing and Control. 8.1 Introduction Binary information in a digital computer –data manipulated in a datapath with ALUs, registers, multiplexers,
Multiple-bus organization
EXECUTION OF COMPLETE INSTRUCTION
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Computer Design Basics
EKT221 ELECTRONICS DIGITAL II CHAPTER 4: Computer Design Basics
Chap 7. Register Transfers and Datapaths. 7.1 Datapaths and Operations Two types of modules of digital systems –Datapath perform data-processing operations.
Chapter 4 Computer Design Basics. Chapter Overview Part 1 – Datapaths  Introduction  Datapath Example  Arithmetic Logic Unit (ALU)  Shifter  Datapath.
REGISTER TRANSFER & MICROOPERATIONS By Sohaib. Digital System Overview  Each module is built from digital components  Registers  Decoders  Arithmetic.
1 Control Unit Operation and Microprogramming Chap 16 & 17 of CO&A Dr. Farag.
COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE LECTURE # 10 BY MUHAMMAD JAFER 1.
Lecture /8088 Hardware Specifications and Memory Interface Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
Lecture 11 ALU and Control Unit Design Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
EKT 221 : Chapter 4 Computer Design Basics
Computer Organization and Assembly Languages Yung-Yu Chuang 2005/09/29
Fundamentals of Programming Languages-II
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
1 COMP541 Datapaths I Montek Singh Mar 8, Topics  Over next 2/3 classes: datapaths  Basic register operations Book sections 7-2 to 7-6 and 7-8.
MICROPROCESSOR DETAILS 1 Updated April 2011 ©Paul R. Godin prgodin gmail.com.
ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.
EKT 221 : Digital 2 Computer Design Basics Date : Lecture : 2 hrs.
Lecture 9 Design of the Computer Instruction Set and the CPU Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
REGISTER TRANSFER & MICROOPERATIONS By Sohaib. Digital System Overview  Each module is built from digital components  Registers  Decoders  Arithmetic.
Processor Organization and Architecture Module III.
Discrete Systems I Lecture 10 Adder and ALU Profs. Koike and Yukita.
George Mason University Finite State Machines Refresher ECE 545 Lecture 11.
Controller Implementation
REGISTER TRANSFER AND MICROOPERATIONS
Arithmetic Logic Unit ALU
Basic Computer Organization and Design
ECE 448 Lecture 6 Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts, and VHDL Code.
REGISTER TRANSFER AND MICROOPERATIONS
Lecture 5: Computer systems architecture
Computer Design Basics
Chap 7. Register Transfers and Datapaths
Lecture on Microcomputer
Basics of digital systems
Register Transfer and Microoperations
ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.
ECE 434 Advanced Digital System L12
Homework Reading Machine Projects Labs
Computer Design Basics
ECE 448 Lecture 6 Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts, and VHDL Code.
CHAPTER 18 Circuits for Arithmetic Operations
ECE 448 Lecture 6 Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts, and VHDL code ECE 448 – FPGA and ASIC Design.
Computer Architecture
Presentation transcript:

Lecture 10 ALU and Control Unit Design Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU

ALU Design Arithmetic Unit Logic Unit 4-bit parallel adder C in C out x3x2x1x0x3x2x1x0 y3y2y1y0y3y2y1y0 X Y Arithmetic Unit F f3f2f1f0f3f2f1f0 A3A2A1A0A3A2A1A0 B3B2B1B0B3B2B1B0

Lets take the following two operations F = X + Y F = X – Y 4-bit parallel adder C in C out X F Y S001S001 = X + Y + 0 = X + (-Y) = X + (Y + 1) = X + Y bit parallel adder MUX C in C out x3x2x1x0x3x2x1x0 y3y2y1y0y3y2y1y0 S0S0 F f3f2f1f0f3f2f1f0

Block Diagram of Arithmetic Unit Arithmetic Unit 4 4 X Y 4 F S0S0

Logic Unit S0S0 Operation 0X AND Y 1X XOR Y

Block Diagram of Logic Unit Logic Unit 4 4 X Y 4 G S0S0

Block Diagram of ALU Logic Unit 4 4 X Y 4 G S0S0 Arithmetic Unit 4 4 X Y 4 F S0S0 4 Multiplexer 4 Z S1S1

Design of the Control Unit Two types of control unit design – Hardwired Control Design – Micro-programmed Control Unit Design

Basic Concepts Transfer to Transfer 14 th bit of to 1 st bit of Transfer to if E is enabled

Multiplication Using Addition Microprocessor speed depends on bus architecture

Bus Architecture Three types of bus architectures – Single-bus architecture – Two-bus architecture – Three-bus architecture

Single Bus Architecture

Two-bus Architecture

One of the main task of control unit is to sequence a set of operations properly Use a ring counter to implement this Timing Signals

Hardwired Control Design Eight Steps to follow

Step 1: Derive the Flow Chart Start Stop R  0 M  Multiplicand via inbus Q  Multiplier via inbus R  R + M Q  Q – 1 Q=0 Outbus  R no yes

Step 2: Obtain register transfer description

Step 3: Specify processing hardware along with various components

Step 4: Complete the design of the processing section M LCDLCD C 0 : R ← 0 C 1 : M ← inbus C 2 : Q ← inbus C 3 : F ← r + l C 4 : Q ← Q – 1 C 5 : outbus ← R C 6 : R ← F R CLDCLD Q LDCLDC 4 4 C0C bit adder F C1C1 C2C2 C3C3 C4C4 C5C5 C6C6 Z

Step 5: Determine the block diagram of the controller

References Chapter 7, Fundamental of Digital Logic and Microcomputer Design – by M. Rafiquzzaman