Investigation of Performance Limits of Germanium DG-MOSFET Tony Low 1, Y. T. Hou 1, M. F. Li 1,2, Chunxiang Zhu 1, Albert Chin 3, G. Samudra 1, L. Chan.

Slides:



Advertisements
Similar presentations
by Alexander Glavtchev
Advertisements

Contact Modeling and Analysis of InAs HEMT Seung Hyun Park, Mehdi Salmani-Jelodar, Hong-Hyun Park, Sebastian Steiger, Michael Povoltsky, Tillmann Kubis,
Electronic transport properties of nano-scale Si films: an ab initio study Jesse Maassen, Youqi Ke, Ferdows Zahid and Hong Guo Department of Physics, McGill.
International Workshop on Computational Electronics - 10 Oct 26, Comparison of full-band Monte Carlo and Non-equilibrium Green’s function simulations.
Simulations of sub-100nm strained Si MOSFETs with high- gate stacks
Latent Noise in Schottky Barrier MOSFET
Comparison of Non-Equilibrium Green’s Function and Quantum-Corrected Monte Carlo Approaches in Nano MOS Simulation H. Tsuchiya A. Svizhenko M. P. Anantram.
High-K Dielectrics The Future of Silicon Transistors
School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research.
Design and Implementation of VLSI Systems (EN1600) Lecture08 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP Quantum Transport in Ultra-scaled.
SINANO WORKSHOP Munich, September 14 th R. Clerc, Q. Rafhay, M. Ferrier, G. Pananakakis, G. Ghibaudo IMEP-LAHC, INPG, Minatec, Grenoble, France.
Full-band Simulations of Band-to-Band Tunneling Diodes Woo-Suhl Cho, Mathieu Luisier and Gerhard Klimeck Purdue University Investigate the performance.
Noise and Random Telegraph Signals in Nanoelectronic Devices Zeynep Çelik-Butler Electrical Engineering Department University of Texas at Arlington Arlington,
Optional Reading: Pierret 4; Hu 3
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First Time User Guide to OMEN Nanowire**
*F. Adamu-Lema, G. Roy, A. R. Brown, A. Asenov and S. Roy
Twin Silicon Nanowire Field Effect Transistor (TSNWFET)
Page 1 Hannes Luyken CPR ND N e v e r s t o p t h i n k i n g. ULIS 2003 Ultimate Integration of Silicon T. Schulz, C. Pacha, R. J. Luyken, M. Städele,
Three-dimensional quantum transport simulation of ultra-small FinFETs H. Takeda and N. Mori Osaka University.
Henok Abebe Collaborators
Introduction to FinFet
December 2, 2011Ph.D. Thesis Presentation First principles simulations of nanoelectronic devices Jesse Maassen (Supervisor : Prof. Hong Guo) Department.
Szu-Wei Huang, C-V Lab, GIEE of NTU 1 黃 思 維 F Graduate Institute of Electronics Engineering National Taiwan University Advanced Multi-Gate Technologies.
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Laboratoire Matériaux et Microélectronique de Provence UMR CNRS Marseille/Toulon (France) - M. Bescond, J-L. Autran, M. Lannoo 4 th.
Strained Silicon MOSFET R Jie-Ying Wei Department of Electrical Engineering and Graduate Institute of Electronics Engineering National Taiwan University,
2010 IEEE Device Research Conference, June 21-23, Notre Dame, Indiana
Comparison of Ultra-Thin InAs and InGaAs Quantum Wells and
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 30 Metal-Semiconductor Contacts Real semiconductor devices and ICs always contain.
Ultimate Device Scaling: Intrinsic Performance Comparisons of Carbon- based, InGaAs, and Si Field-effect Transistors for 5 nm Gate Length Mathieu Luisier.
1 BULK Si (100) VALENCE BAND STRUCTURE UNDER STRAIN Sagar Suthram Computational Nanoelectronics Class Project
Special Issues on Nanodevices1 Special Topics in Nanodevices 3 rd Lecture: Nanowire MOSFETs Byung-Gook Park.
© 2008, Reinaldo Vega UC Berkeley Top-Down Nanowire and Nano- Beam MOSFETs Reinaldo Vega EE235 April 7, 2008.
Vanderbilt MURI meeting, June 14 th &15 th 2007 Band-To-Band Tunneling (BBT) Induced Leakage Current Enhancement in Irradiated Fully Depleted SOI Devices.
Lecture 23 OUTLINE The MOSFET (cont’d) Drain-induced effects Source/drain structure CMOS technology Reading: Pierret 19.1,19.2; Hu 6.10, 7.3 Optional Reading:
12 nm-Gate-Length Ultrathin-Body InGaAs/InAs MOSFETs with 8
VLSI System Design Lect. 2.2 CMOS Transistor Theory2 Engr. Anees ul Husnain ( Department of Electronics.
Development of an analytical mobility model for the simulation of ultra thin SOI MOSFETs. M.Alessandrini, *D.Esseni, C.Fiegna Department of Engineering.
IEE5328 Nanodevice Transport Theory
Technology Development for InGaAs/InP-channel MOSFETs
Electronic transport properties of nano-scale Si films: an ab initio study Jesse Maassen, Youqi Ke, Ferdows Zahid and Hong Guo Department of Physics, McGill.
Novel Metal-Oxide-Semiconductor Device
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
F. Sacconi, M. Povolotskyi, A. Di Carlo, P. Lugli University of Rome “Tor Vergata”, Rome, Italy M. Städele Infineon Technologies AG, Munich, Germany Full-band.
Chunxiang Zhu 1, Hang Hu 1, Xiongfei Yu 1, SJ Kim 1, Albert Chin 2, M. F. Li 1,4, Byung Jin Cho 1, and D. L. Kwong 3 1 SNDL, Dept. of ECE, National Univ.
1 Materials Beyond Silicon Materials Beyond Silicon By Uma Aghoram.
Suppression of Random Dopant-Induced Threshold Voltage Fluctuations in Sub-0.1μm MOSFET’s with Epitaxial and δ-Doped Channels A. Asenov and S. Saini, IEEE.
III-V CMOS: Device Design & Process Flows , fax ESSDERC Workshop on Germanium and III-V MOS Technology, Sept.
Network for Computational Nanotechnology (NCN) Gerhard Klimeck Berkeley, Univ. of Florida, Univ.of Illinois, Norfolk State, Northwestern, Purdue, Stanford,
IEE5328 Nanodevice Transport Theory and Computational Tools Prof. Ming-Jer Chen Dept. Electronics Engineering National Chiao-Tung University Feb. 20, 2013.
Fowler-Nordheim Tunneling in TiO2 for room temperature operation of the Vertical Metal Insulator Semiconductor Tunneling Transistor (VMISTT) Lit Ho Chong,Kanad.
Nano and Giga Challenges in Microelectronics Symposium and Summer School Research and Development Opportunities Cracow Sep , 2004 Afternoon 4: Carbonanotubes.
June MURI Review1 Total Dose Response of HfO 2 /Dy 2 O 3 on Ge and Hf 0.6 Si 0.2 ON 0.2 on Si MOS Capacitors D. K. Chen, R. D. Schrimpf, D. M.
2 s 2.org 2008 MSD Annual Review Simulation study and tool development for ultra-scaled InAs HEMTs Theme 6 Neerav Kharche, Mathieu Luisier, & Gerhard.
Analysis of Strain Effect in Ballistic Carbon Nanotube FETs
Graphene Transistors for Microwave Applications and Beyond Mahesh Soni1, Satinder Kumar Sharma1, Ajay Soni2 1School.
Contact Resistance Modeling and Analysis of HEMT Devices S. H. Park, H
Lower Limits To Specific Contact Resistivity
Kai Nia, Enxia Zhanga, Ronald D. Schrimpfa,
by Alexander Glavtchev
Device Structure & Simulation
Contact Resistance Modeling in HEMT Devices
Neerav Kharche Advisors: Prof. Gerhard Klimeck Prof. Timothy Boykin
Nanowire Gate-All-Around (GAA) FETs
Strained Silicon MOSFET
MOS Capacitor Basics Metal SiO2
Carbon Nanotube Diode Design
Mechanical Stress Effect on Gate Tunneling Leakage of Ge MOS Capacitor
Beyond Si MOSFETs Part 1.
Presentation transcript:

Investigation of Performance Limits of Germanium DG-MOSFET Tony Low 1, Y. T. Hou 1, M. F. Li 1,2, Chunxiang Zhu 1, Albert Chin 3, G. Samudra 1, L. Chan 4 and D. -L. Kwong 5 [1] Silicon Nano Device Lab (SNDL), National University of Singapore [2] Institute of Microelectronics, Singapore [3] Electronics Eng., National Chiao Tung Univ., Hsinchu, Taiwan [4] Technology Development, Chartered Semiconductor, Singapore [5] Electrical and Computer Engineering, University of Texas, USA International Electron Device Meeting 2003 Silicon Nano Device Laboratory

Motivations Modeling Methodology Impact of Surface Orientations Optimizing Ballistic Drive Current Leakage Considerations Conclusions 2 Presentation Outline

Mobility degradations related to body confinement and high-K dielectric 3 UTB successfully demonstrated and projected to be used in 2007 S. Nakaharai et al. High-K dielectric on Ge-Bulk or Ge-OI processing with high mobility demonstrated Questions: The performance limits of Ge UTB ? The possible engineering issues ? This propel recent research effort into Ge UTB Prospect for future HP and LSTP applications ? Motivations

4 Quantum Simulations Straight DG MOSFET Neudeck et al. IEDM 2000 Body thickness <5nm explored All possible crystal orientations explored Abrupt heavily doped source/drain junctions Lightly p-doped (1x10 15 cm -3 ) channel (NMOS) Metal gate and EOT of 1nm used Quantum transport simulated for I ON and I OFF A DG structure used, result applicable to SG at UTB Gate work-function selected for given I OFF

Impact of Surface Orientations

5 Different Surface Orientations Ge 2D constant energy ellipses and Brillouin zone L valley  valley F. Stern et al. PR163, 1967 Transport mass, DOS mass, Quantization mass Calculated for various surface + channel orientations L and  valleys considered due to small energy splits L valleys electrons contribute low transport mass

6 Impact of Carrier Quantization Body quantization effect results: L and  valleys competing for dominance  valleys sink down at T BODY L valleys stay much below E F for Ge L valleys dominant for Ge at T BODY < 5nm Self-consistent Poisson and Schrodinger calculation Inversion charge: 1x10 13 cm -2

7 Impact of Carrier Quantization Voltage Overdrive V DD - V T V DD and V T are defined at inducing surface charge densities of 1x10 13 cm -2 & 1x10 11 cm -2 respectively Ge UTB generally have better overdrive than Si Ge has poor overdrive due to low DOS mass

8 Optimizing Ballistic Drive Current

8 Ballistic Current Non-Equilibrium Green Function for SD current Scattering treated using simple Buttiker probes: A phenomenological treatment but efficient Channel length 20nm used for good SS NEGF Purdue’s Comp. Electronics Group S. Datta et al. IEDM 2002 R. Venugopal et al. JAP 2003 Modeling transport current from Source to Drain

9 Ballistic Current Exploring different surface and channel orientation Ge and Ge relatively isotropic Exhibits high anisotropy Optimal channel direction for electron is [110] Aligned with experimental optimal hole transport direction in Si UTB For Ge : T. Mizuno et al. VLSI 2003

10 Ballistic Current Drive current decrease for Ge Drive current increase for Ge Effect of body scaling on ballistic current Due to increasing  valleys occupation Due to improved overdrive and high L occupation Drive current decrease for Ge Due to degradation of overdrive

11 Quasi-Ballistic Current Si40 cm 2 /Vs Ge400 cm 2 /Vs S. M. Sze Ge 60% ballistic and Si 40% ballistic T BODY =3nm L G =30nm Higher ballistic nature of Ge UTB due to less dissipative source/drain Ge drive current at quasi-ballistic matched Si ballistic current Source/Drain mobility

12 Quasi-Ballistic Current Comparing performance metric CV/I of Si and Ge Simulated at quasi-ballistic regime Considered only subthreshold leakage T BODY = 3nm L G = 30nm EOT = 1nm Appreciable improvement in intrinsic delay Need to account BTB and Gate leakages in LSTP

Leakage Considerations for LSTP Applications

13 BTB Leakage Modeling of BTB Tunneling current Subband-to-subband tunneling using WKB Freeman and Dahlke dispersion relation used L. B. Freeman et al. SSE 1970

14 BTB Leakage BTB leakage depends on: Effective band gap Tunneling mass Applied supply voltage Ge exhibits very large BTB leakage BTB leakage sets a limit on maximum supply voltage

15 BTB Leakage Reduction of BTB Tunneling current  BTB leakage has to be suppressed for LSTP Ge performance diminish when BTB dominates Body thinning effectively increase allowable supply voltage due to apparent band gap widening

16 Gate Leakage Modeling of Gate Tunneling current Improved WKB tunneling model used Wave reflection at abrupt interfaces accounted Y. T. Hou et al. IEDM 2002 Only dominant CBE tunneling current considered CBE: Conduction electrons VBE: Valence electrons

17 Gate Leakage Gate leakage strong dependent on quantization mass  Gate leakage generally larger for Ge Relatively insensitive to T BODY except Ge At an inversion charge of 1x10 13 cm -2

18 Gate Leakage Dielectric requirements for low voltage operation Ge UTB requires a larger EOT (of ~1nm) for given gate voltage Gate voltage and EOT design requirements for gate leakage of 10pA/um (Inversion charge 1x10 13 cm -2 ) HfO 2 with k=22 T BODY =3nm and L G =30nm

19 Ge : 1)Largest drive current and increase with body scaling 2) High anisotropy of drive current 3)Aligned optimum channel for electron and hole transport 4)Require thin body for BTB suppression 5)Demand low voltage operation for BTB suppression 6)Requires larger EOT for suppression of gate leakages Main Findings Ge UTB DG: Performance Limit & Design Requirement

20 Ge : 1)Poor voltage overdrive 2) Large BTB leakage Ge : 1)Body scaling beyond 5nm not advantageous 2) At 5nm body, appreciable L valley electrons occupation obtainable 3) Relatively low BTB leakages Main Findings Ge UTB DG: Performance Limit & Design Requirement

21 We acknowledge the NEGF program NanoMOS from Purdue University Comp. Electronic Group and the help rendered by Prof Mark Lundstrom, Ramesh Venugopal and useful discussion with Rahman Anisur. This work is supported by Singapore A*STAR research grant R and R The author T. Low gratefully acknowledges the Scholarship from Singapore Millennium Foundation. Acknowledgement