Micro-Research Finland Oy Timing System Developments Jukka Pietarinen EPICS Collaboration Meeting Shanghai March 2008.

Slides:



Advertisements
Similar presentations
User Oriented APIs for Timing System Jim Chen Hytec Electronics Ltd Timing Workshop – 5 th June 2014, Prague.
Advertisements

01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
Stephanie Allison LCLS Event System 14 June LCLS Event System Outline HW Block Diagram Timing Requirements Time Lines EVG.
Wir schaffen Wissen – heute für morgen Babak Kalantari, PSI MRF workshop, Prague, Eli Beamlines Paul Scherrer Institut SwissFEL Timing System.
Dirk Zimoch, EPICS Collaboration Meeting, Vancouver 2009 Real-Time Data Transfer using the Timing System (Original slides and driver code by Babak Kalantari)
Dayle Kotturi and Stephanie Allison Facility Advisory Committee Meeting April 20-21,
Stephanie Allison/John Dusatko EPICS Collaboration Meeting May 1, Timing and Event System for the LCLS Electron Accelerator*
CMS Week Sept 2002 HCAL Data Concentrator Status Report for RUWG and Calibration WG Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
University College Cork IRELAND Hardware Concepts An understanding of computer hardware is a vital prerequisite for the study of operating systems.
Ionization Profile Monitor Front End (IFE) System Presenter: Kwame Bowie PPD/EED Phone: (630)
Timers and Interrupts Shivendu Bhushan Summer Camp ‘13.
NS Training Hardware. System Controller Module.
Viterbi Decoder Project Alon weinberg, Dan Elran Supervisors: Emilia Burlak, Elisha Ulmer.
EPICS 2011 Spring Collaboration Meeting, Hsinchu, June 13-17, 2011 TPS Timing System & Plan of Machine Protection System TPS Timing System & Plan of Machine.
Revised: Aug 1, ECE 263 Embedded System Design Lesson 1 68HC12 Overview.
7/23 Timers in Coldfire Processor Computer Science & Engineering Department Arizona State University Tempe, AZ Dr. Yann-Hang Lee (480)
ARM Timers.
INTRODUCE OF SINAP TIMING SYSTEM
Overview of SINAP Timing System Electronics Group Beam Diagnostics & Control Division SINAP.
APS BPM and power supply applications on micro-IOCs W. Eric Norum
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Micro-Research Finland Oy Timing System with Two-Way Signaling cRIO-EVR Jukka Pietarinen EPICS Meeting Padova October 2008.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
F.F. - 18/07/ User Guide of the Input Trigger Multiplexer unit with input signal rate counters.
Booster Cogging Upgrades Craig Drennan, Kiyomi Seiya, Alex Waller.
Status of BEPCII Timing System Presented by Ge Lei IMAC 2006.
Intermediate 2 Computing Computer structure. Organisation of a simple computer.
REDNET Prototype overview Rok Stefanic the best people make cosylab.
Micro-Research Finland Oy Timing System Modules Jukka Pietarinen EPICS Collaboration Meeting, Argonne, June 2006.
Micro-Research Finland Oy MRF Timing System Jukka Pietarinen Timing Workshop CERN February 2008.
Micro-Research Finland Oy Components for Integrating Device Controllers for Fast Orbit Feedback Jukka Pietarinen EPICS Collaboration Meeting Knoxville.
Dayle Kotturi Lehman Review May 10-12, 2005 LCLS Timing Outline Scope SLC Master Pattern Generator Introducing the PNET VME receiver.
EPICS Collaboration Meeting Fall PAL October 22 ~ 26, 2012 LCLS-I/LCLS-II Timing System Low Level Kukhee Kim for LCLS Timing Team ICD Software,
MRF & Cosylab on timing system: integration support Joze Dedic the best people make cosylab … Head of Hardware.
1 Timo Korhonen PSI 1. Concepts revisited…again 3. New (Diamond) cards features and status 4. EPICS interface 5. Conclusions SLS & Diamond Timing System.
Author Wayne M. Koski EVLA Monitor & Control Hardware PDR March 13, EVLA Monitor and Control Module Interface Board (MIB) Design.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
EPICS Collaboration Meeting Fall PAL October 22 ~ 26, 2012 LCLS Timing System (pattern design, evGUI, and high level) Mike Zelazny for LCLS Timing.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
EPICS Collaboration Meeting Timing Workshop April 24, 2012.
Fast Fault Finder A Machine Protection Component.
Stephanie Allison LCLS Controls Software Meeting Dec 6, 2007 How To Set Up for the Event System on an IOC with an EVR(s) Assumes.
Timing System of the Swiss Light Source Timo Korhonen Paul Scherrer Institute, Switzerland 1. Introduction 2. Components and technology 3. SLS Timing Application.
REDNet - Status overview Rok Stefanic Ziga Kroflic
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.
FPLD Decoder: Components & Functions Florida State University Roberto A Brown 6/11/99.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
Timing Board FPGA. Use existing IP version until firmware is ported to new FPGA FPGA Existing IP Carrier UCD Digital I/O TSG Timing Board.
Chapter 3 System Buses.  Hardwired systems are inflexible  General purpose hardware can do different tasks, given correct control signals  Instead.
CSNS Timing System G. Lei Feb Page CSNS Timing System Feb Contents of this talk Breif introduction to CSNS Requirement investigation Strategy:
ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.
ESS Timing System Plans Timo Korhonen Chief Engineer, Integrated Control System Division Nov.27, 2014.
IAPP - FTK workshop – Pisa march, 2013
HCAL Data Concentrator Production Status
Timing and Event System S. Allison, M. Browne, B. Dalesio, J
Event Displays for EVR IOCs
LCLS Timing Outline Scope The order of things
LCLS Event System - Software
Timing and Event System for the LCLS Electron Accelerator
LCLS Timing Outline Scope The order of things
SLS & Diamond Timing System update
Timing and Event System S. Allison, M. Browne, B. Dalesio, J
EVG-to-EVR Data Transfer (Dayle Kotturi)
Breakout Session: Controls
Timing and Event System Status DOE Review of the LCLS Project SC5 - Controls Systems Breakout Session S. Allison, M. Browne, B. Dalesio, J. Dusatko,
Presentation transcript:

Micro-Research Finland Oy Timing System Developments Jukka Pietarinen EPICS Collaboration Meeting Shanghai March 2008

Micro-Research Finland Oy Register Map Changes (new register mapping) Now available for –CompactPCI boards –PMC-EVR Main features –Direct addressing of registers, sequencer memories, etc. –Register space has grown to 64 kbytes –One type of EVR pulse generator – 128 bit wide EVR event mapping RAM: No overlapping mapping bits –Mapping registers for HW inputs and outputs –EVG interrupt support –EVR Upstream signaling Will be available for VME versions later

Micro-Research Finland Oy EVR Pulse Generator One type of EVR pulse generator: –Registers for delay, width, prescaler with SW probable width –No more different types of outputs: PDP, OTP, TEV, LVL

Micro-Research Finland Oy Event Mapping RAM Event codeInternal func.Pulse triggerPulse setPulse clear 132 bits 2 … 255 Map bitDefault event codeFunction 127n/aSave event in FIFO 126n/aLatch timestamp 125n/aLed event 124n/aForward event 1230x79Stop event FIFO 102 to 122n/a(Reserved) Map bitDefault event codeFunction 1010x7aHearbeat 1000x7bReset Prescalers 990x7dTimestamp reset event 980x7cTimestamp clock event 970x71Seconds shift register ‘1’ 960x70Seconds shift register ‘0’

Micro-Research Finland Oy Register Map Changes Same set of VHDL sources for all form factors EVR configuration determined by a VHDL package –Number of front panel I/O –Number of Universal I/O modules –Backplane I/O –Number of pulse generators (max. 32) –Pulse delay and width extents

Micro-Research Finland Oy VHDL package for cPCI-EVR -- Event Receiver configuration parameters -- C_EVR_PULSE_GENS sets the number of internal pulse generators constant C_EVR_PULSE_GENS : integer := 10; constant C_EVR_TTL_INPUTS : integer := 2; -- C_EVR_TTL_OUTPUTS defines the number of front panel TTL outputs constant C_EVR_TTL_OUTPUTS : integer := 0; -- C_EVR_CML_OUTPUTS defines the number of front panel CML outputs -- note: the CML output mapping registers are appended after the -- TTL output mapping registers constant C_EVR_CML_OUTPUTS : integer := 0; -- C_EVR_UNIV_OUTPUTS defines the number of Universal outputs -- = twice the number of Universal I/O slots constant C_EVR_UNIV_OUTPUTS : integer := 10; constant C_EVR_UNIV_INPUTS : integer := 10; -- C_EVR_GPIOS defines the number of GP I/Os in Universal I/O slots constant C_EVR_GPIOS : integer := 8; -- C_EVR_TB_OUTPUTS defines the number of Transition Board/Rear I/O/ -- PXI star trigger/trigger bus outputs constant C_EVR_TB_OUTPUTS : integer := 0;

Micro-Research Finland Oy VHDL package for cPCI-EVR (cont.) -- C_EVR_PRESCALERS defines the number of prescalers constant C_EVR_PRESCALERS : integer := 3; constant C_EVR_PULSE_PRESC_RANGE : integer_array(0 to C_EVR_PULSE_GENS-1) := (16, 16, 16, 16, 0, 0, 0, 0, 0, 0); constant C_EVR_PULSE_DELAY_RANGE : integer_array(0 to C_EVR_PULSE_GENS-1) := (32, 32, 32, 32, 32, 32, 32, 32, 32, 32); constant C_EVR_PULSE_WIDTH_RANGE : integer_array(0 to C_EVR_PULSE_GENS-1) := (32, 32, 32, 32, 16, 16, 16, 16, 16, 16); constant C_EVR_PRESC_RANGE : integer_array(0 to C_EVR_PRESCALERS-1) := (16, 16, 16); constant C_EVR_MICREL_WORD : std_logic_vector := X"0C928166"; constant C_EVR_USEC_DIVIDER : std_logic_vector := X"007D"; constant C_EVR_USE_TRANSMITTER : boolean := TRUE; -- C_EVR_ENABLE_BACKWARD_CHANNEL enables EVR event transmission and -- disables loopback of received event stream constant C_EVR_ENABLE_BACKWARD_CHANNEL : boolean := TRUE;

Micro-Research Finland Oy Downstream Timing Event Generator (EVG) 12-Way Fan-Out RF input (50 MHz to 1.6 GHz) Rep. Rate Trigger Input e.g. 50 Hz TTL Hardware Triggers/Clocks 12-Way Fan-Out Event Receiver (EVR) Hardware Outputs Event Receiver (EVR) Multimode fiber

Micro-Research Finland Oy Timing System with Upstream Event Generator (EVG) Fan-Out/Concentrator RF input (50 MHz to 1.6 GHz) Rep. Rate Trigger Input e.g. 50 Hz TTL Hardware Triggers/Clocks Fan-Out/Concentrator Event Receiver (EVR) Hardware Outputs Event Receiver (EVR) Multimode fibers

Micro-Research Finland Oy Timing System Upstream Channel Backward events –EVR send events on external HW triggers –Forwarding of received events filtered by event code –Concentrators forward events on first in first out basis Backward Distributed Bus –External inputs provide signals to up to eight backward distributed bus signals –Concentrators combine distributed buses from all EVRs (bitwise OR) Backward Data Transmission –Data buffers of up to 2k may be send upstream –Concentrators pass data on as-is, if EVR identification is needed and ID has to be included in data –Note: concentrator buffering capacity is limited Fiber delay measurement

Micro-Research Finland Oy Fan-Out Concentrator Module (cPCI-FOUT-CT-8)

Micro-Research Finland Oy Fiber Delay Measurement Setup EVG FOUT- CT-8 EVR Loopback EVR Loopback EVR Scope Fiber under test Fiber length Scope Delay Timing SystemDiff relative error mns mm 946,414340,418294,0040, ,72414,733294,0130,0091, ,641513,628293,987-0,017-3, ,99711,010294,0200,0163, , ,629294,004-0,001-0, , ,457294,0110,0071, , ,692294,000-0,005-0,930

Micro-Research Finland Oy Fiber Delay Measurement std.dev. between 10:40 and 10: ps Scope offHeater 50˚C Heater 70˚C Heater 80˚C

Micro-Research Finland Oy Fiber Delay Measurement Cold Spray

Micro-Research Finland Oy Form Factors Event Generator –VME64x –PXI/CompactPCI Event Receiver –VME64x –PMC –PXI/CompactPCI 3U –Future form factors: CompactPCI 6U? CompactRIO (National Instruments)? EPIC form factor? (see –Integrated CPU (either soft-CPU inside FPGA or Freescale Coldfire) –Integrated EVR –PC104 bus / PCI bus uTCA?