An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget Represented by: Majid Malaika Authors:

Slides:



Advertisements
Similar presentations
Feedback Control Real- time Scheduling James Yang, Hehe Li, Xinguang Sheng CIS 642, Spring 2001 Professor Insup Lee.
Advertisements

Dynamic Thread Mapping for High- Performance, Power-Efficient Heterogeneous Many-core Systems Guangshuo Liu Jinpyo Park Diana Marculescu Presented By Ravi.
Dynamic Thread Assignment on Heterogeneous Multiprocessor Architectures Pree Thiengburanathum Advanced computer architecture Oct 24,
Application-Aware Memory Channel Partitioning † Sai Prashanth Muralidhara § Lavanya Subramanian † † Onur Mutlu † Mahmut Kandemir § ‡ Thomas Moscibroda.
Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture Seongbeom Kim, Dhruba Chandra, and Yan Solihin Dept. of Electrical and Computer.
2013/06/10 Yun-Chung Yang Kandemir, M., Yemliha, T. ; Kultursay, E. Pennsylvania State Univ., University Park, PA, USA Design Automation Conference (DAC),
Thread Criticality Predictors for Dynamic Performance, Power, and Resource Management in Chip Multiprocessors Abhishek Bhattacharjee Margaret Martonosi.
A Framework for Dynamic Energy Efficiency and Temperature Management (DEETM) Michael Huang, Jose Renau, Seung-Moon Yoo, Josep Torrellas University of Illinois.
Exploiting Unbalanced Thread Scheduling for Energy and Performance on a CMP of SMT Processors Matt DeVuyst Rakesh Kumar Dean Tullsen.
Energy-Efficient System Virtualization for Mobile and Embedded Systems Final Review 2014/01/21.
Ensuring Robustness via Early- Stage Formal Verification Multicore Power Management: Anita Lungu *, Pradip Bose **, Daniel Sorin *, Steven German **, Geert.
Techniques for Multicore Thermal Management Field Cady, Bin Fu and Kai Ren.
A Cyber-Physical Systems Approach to Energy Management in Data Centers Presented by Chen He Adopted form the paper authors.
Software Architecture of High Efficiency Video Coding for Many-Core Systems with Power- Efficient Workload Balancing Muhammad Usman Karim Khan, Muhammad.
OPTIMIZATION Lecture 24. Optimization Uses sophisticated mathematical modeling techniques for the analysis Multi-step process Provides improved benefit.
Chapter 13 Embedded Systems
HW/SW Co-Synthesis of Dynamically Reconfigurable Embedded Systems HW/SW Partitioning and Scheduling Algorithms.
By- Jaideep Moses, Ravi Iyer , Ramesh Illikkal and
1Chapter 05, Fall 2008 CPU Scheduling The CPU scheduler (sometimes called the dispatcher or short-term scheduler): Selects a process from the ready queue.
23 September 2004 Evaluating Adaptive Middleware Load Balancing Strategies for Middleware Systems Department of Electrical Engineering & Computer Science.
Power Containers: An OS Facility for Fine-Grained Power and Energy Management on Multicore Servers Kai Shen, Arrvindh Shriraman, Sandhya Dwarkadas, Xiao.
University of Karlsruhe, System Architecture Group Balancing Power Consumption in Multiprocessor Systems Andreas Merkel Frank Bellosa System Architecture.
The Impact of Performance Asymmetry in Multicore Architectures Saisanthosh Ravi Michael Konrad Balakrishnan Rajwar Upton Lai UW-Madison and, Intel Corp.
Efficient Scheduling of Heterogeneous Continuous Queries Mohamed A. Sharaf Panos K. Chrysanthis Alexandros Labrinidis Kirk Pruhs Advanced Data Management.
A Bandwidth-aware Memory-subsystem Resource Management using Non-invasive Resource Profilers for Large CMP Systems Dimitris Kaseridis, Jeffery Stuecheli,
University of Michigan Electrical Engineering and Computer Science 1 Dynamic Acceleration of Multithreaded Program Critical Paths in Near-Threshold Systems.
Software Pipelining for Stream Programs on Resource Constrained Multi-core Architectures IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEM 2012 Authors:
IBM Research © 2010 IBM Corporation Guarded Power Gating in a Multi-core Setting Niti Madan, Alper Buyuktosunoglu, Pradip Bose, IBM T.J.Watson June 2010.
Architectural Support for Fine-Grained Parallelism on Multi-core Architectures Sanjeev Kumar, Corporate Technology Group, Intel Corporation Christopher.
Variation Aware Application Scheduling in Multi-core Systems Lavanya Subramanian, Aman Kumar Carnegie Mellon University {lsubrama,
CSE Dept., (XHU) 1 The Salishan conference on High-Speed Computing No Free Lunch, No Hidden Cost X. Sharon Hu Dept. Computer Science and Engineering University.
Budget-based Control for Interactive Services with Partial Execution 1 Yuxiong He, Zihao Ye, Qiang Fu, Sameh Elnikety Microsoft Research.
Frank Casilio Computer Engineering May 15, 1997 Multithreaded Processors.
Scheduling policies for real- time embedded systems.
1 Distributed Energy-Efficient Scheduling for Data-Intensive Applications with Deadline Constraints on Data Grids Cong Liu and Xiao Qin Auburn University.
An Energy-Efficient Hypervisor Scheduler for Asymmetric Multi- core 1 Ching-Chi Lin Institute of Information Science, Academia Sinica Department of Computer.
An Analysis of Efficient Multi-Core Global Power Management Policies Authors: Canturk Isci†, Alper Buyuktosunoglu†, Chen-Yong Cher†, Pradip Bose† and Margaret.
1 Process Scheduling in Multiprocessor and Multithreaded Systems Matt Davis CS5354/7/2003.
Energy Management in Virtualized Environments Gaurav Dhiman, Giacomo Marchetti, Raid Ayoub, Tajana Simunic Rosing (CSE-UCSD) Inside Xen Hypervisor Online.
Autonomic scheduling of tasks from data parallel patterns to CPU/GPU core mixes Published in: High Performance Computing and Simulation (HPCS), 2013 International.
OPERETTA: An Optimal Energy Efficient Bandwidth Aggregation System Karim Habak†, Khaled A. Harras‡, and Moustafa Youssef† †Egypt-Japan University of Sc.
OPERATING SYSTEM SCHEDULING FOR EFFICIENT ONLINE SELF- TEST IN ROBUST SYSTEMS PRIDHVI RAJ RAMANUJULA CSc 8320.
Computational Sprinting on a Real System: Preliminary Results Arun Raghavan *, Marios Papaefthymiou +, Kevin P. Pipe +#, Thomas F. Wenisch +, Milo M. K.
Power Containers: An OS Facility for Fine-Grained Power and Energy Management on Multicore Servers Kai Shen, Arrvindh Shriraman, Sandhya Dwarkadas, Xiao.
Presented By Dr. Mohsen Alardhi College of Technological Studies, Kuwait April 19 th,2009.
Dynamic Voltage Frequency Scaling for Multi-tasking Systems Using Online Learning Gaurav DhimanTajana Simunic Rosing Department of Computer Science and.
Embedded System Lab. 정범종 A_DRM: Architecture-aware Distributed Resource Management of Virtualized Clusters H. Wang et al. VEE, 2015.
An Energy-efficient Task Scheduler for Multi-core Platforms with per-core DVFS Based on Task Characteristics Ching-Chi Lin Institute of Information Science,
Authors – Jeahyuk huh, Doug Burger, and Stephen W.Keckler Presenter – Sushma Myneni Exploring the Design Space of Future CMPs.
DTM and Reliability High temperature greatly degrades reliability
Lecture 3 : Performance of Parallel Programs Courtesy : MIT Prof. Amarasinghe and Dr. Rabbah’s course note.
Computer Science and Engineering Power-Performance Considerations of Parallel Computing on Chip Multiprocessors Jian Li and Jose F. Martinez ACM Transactions.
Research on Embedded Hypervisor Scheduler Techniques 2014/10/02 1.
Computing Systems: Next Call for Proposals Dr. Panagiotis Tsarchopoulos Computing Systems ICT Programme European Commission.
E-MOS: Efficient Energy Management Policies in Operating Systems
Mohamed Younis CMCS 411, Computer Architecture 1 CMCS Computer Architecture Lecture 26 Bus Interconnect May 7,
Best detection scheme achieves 100% hit detection with
Determining Optimal Processor Speeds for Periodic Real-Time Tasks with Different Power Characteristics H. Aydın, R. Melhem, D. Mossé, P.M. Alvarez University.
1 Hardware Reliability Margining for the Dark Silicon Era Liangzhen Lai and Puneet Gupta Department of Electrical Engineering University of California,
Parapet Research Group, Princeton University EE Workshop on Hardware Performance Monitor Design and Functionality HPCA-11 Feb 13, 2005 Hardware Performance.
“Temperature-Aware Task Scheduling for Multicore Processors” Masters Thesis Proposal by Myname 1 This slides presents title of the proposed project State.
Canturk ISCI Margaret MARTONOSI
Job Scheduling in a Grid Computing Environment
“Temperature-Aware Task Scheduling for Multicore Processors”
Task Scheduling for Multicore CPUs and NUMA Systems
Department of Computer Science University of California, Santa Barbara
An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget Canturk Isci, Alper Buyuktosunoglu,
Realizing Closed-loop, Online Tuning and Control for Configurable-Cache Embedded Systems: Progress and Challenges Islam S. Badreldin*, Ann Gordon-Ross*,
Department of Computer Science University of California, Santa Barbara
Scheduling of Regular Tasks in Linux
Presentation transcript:

An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget Represented by: Majid Malaika Authors: Canturk Isci†, Alper Buyuktosunoglu†, Chen-Yong Cher†, Pradip Bose† and Margaret Martonosi

Computer Science and Engineering Agenda nBackground nMotivation nContribution nOverview of the global power management policy nCore Power Modes nGlobal Power Management Policies nIndependent Per-Core Power Management nSimulation nEvaluation nQ&A

Computer Science and Engineering Background nPower Management are desired for many reasons: n For portable devices n For Desktop systems n For Supercomputers P = V^2 * F nPower is proportional to voltage squared nCurrent is also proportional to voltage

Computer Science and Engineering Cont. Background nMulticore architecture has become more important than ever due to the Famous “Walls” nWith more cores on the dice, Power and temperature problems are becoming more and more crucial

Computer Science and Engineering Motivation nHow to enforce a power budget through global power manager? nHow to minimize power given a performance target?

Computer Science and Engineering Contributions nIntroduced the concept of Global Power Manager (PM) nDeveloped a fast static power management analysis tool nEvaluated different PM policies (with different focus such as prioritization, fairness, throughput)

Computer Science and Engineering Global CMP Power Management Overview nTo exploit the widely known variability in demand and characteristics of the input workloads nAdaptive response to “Phases” for power-efficient computing.

Computer Science and Engineering Cont. Global CMP Power Management Overview

Computer Science and Engineering Cont. Global CMP Power Management Overview the loop of PM’s work nPM periodically collects power-performance data from local monitors nPM reports it to OS nOS returns power budget, thread affinities, high-level scheduling and load-balancing plan to PM nPM decides the power-mode of each core based on those info

Computer Science and Engineering Cont. Global CMP Power Management Overview Preconditions Each core nhas its own dynamic controller nhas its power-performance monitor (e.g. current monitor, perf monitoring counter hw) ncan be running in multiple power modes

Computer Science and Engineering Core Power Modes nThree Power Modes: n Turbo n Efficient1(Eff1) n Efficient2(Eff2) nThe target is to achieve PowerSavings : PerformanceDegradation ratio of 3 : 1

Computer Science and Engineering Cont. Core Power Modes nTarget

Computer Science and Engineering Cont. Core Power Modes nTransition overhead between Power Modes n The duration of each monitored interval is called “Explore time” and is set to 500 MS. n Low overhead (1 to 4%)

Computer Science and Engineering Global Power Management Policies nIntroduced three policies for different objectives: n Priority n PullhiPushLo n MaxBIPS

Computer Science and Engineering Cont. Global Power Management Policies nPriority n Assigns Different Priority to different tasks n Highest Priority to highest Core (Example Core4) n Lowest Priority to Lowest Core (Example Core1) n In policy implementation it tries to run the highest AFAP n Prefer to slow down the first core in case of budget overshoot

Computer Science and Engineering Cont. Global Power Management Policies nPullhiPushLo n Tries to balance the power consumption of each core n It slows down the highest core in case of a budget overshoot n And by speeding up the lowest power core when there is available

Computer Science and Engineering Cont. Global Power Management Policies nMaxBIPS n Targets at optimizing the system throughput n Predicts and choose the Power Mode that Maximizes the throughput at each explore time n MaxBIPS does that by predicting the corresponding power and BIPS values for each power mode n It then chooses the combination with the highest throughput that satisfies the current power budget

Computer Science and Engineering Independent Per-Core Power Management nChip-Wide DVFS n Simpler alternative n No Synchronization across cores n Simplified OS and Hardware n All cores transition together into Turbo, Eff1, Eff2 at each explore time based on budget constraints

Computer Science and Engineering Simulation nBased on IBM Turandot simulator nPower statistics from IBM PowerTimer nThe list of core parameter

Computer Science and Engineering Cont. Simulation nTarget 3:1 nEstimation

Computer Science and Engineering Evaluation

Computer Science and Engineering Cont. Evaluation

Computer Science and Engineering Cont. Evaluation

Computer Science and Engineering Cont. Evaluation

Computer Science and Engineering References nC. Isci et al., "An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget"

Computer Science and Engineering Q&A The End