Operation Frequency No. of Clock cycles ALU ops % 1 Loads 25% 2

Slides:



Advertisements
Similar presentations
Machine cycle.
Advertisements

Computer Organization Lab 1 Soufiane berouel. Formulas to Remember CPU Time = CPU Clock Cycles x Clock Cycle Time CPU Clock Cycles = Instruction Count.
Performance Evaluation of Architectures Vittorio Zaccaria.
100 Performance ENGR 3410 – Computer Architecture Mark L. Chang Fall 2006.
ECE 4100/6100 Advanced Computer Architecture Lecture 3 Performance Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering Georgia Institute.
Computer Organization and Architecture 18 th March, 2008.
Kevin Walsh CS 3410, Spring 2010 Computer Science Cornell University Performance See: P&H 1.4.
1 Chapter Five The Processor: Datapath and Control.
Computer Systems. Computer System Components Computer Networks.
CIS429.S00: Lec3 - 1 CPU Time Analysis Terminology IC = instruction count = number of instructions in the program CPI = cycles per instruction (varies.
ENGS 116 Lecture 21 Performance and Quantitative Principles Vincent H. Berk September 26 th, 2008 Reading for today: Chapter , Amdahl article.
CSCE 212 Quiz 4 – 2/16/11 *Assume computes take 1 clock cycle, loads and stores take 10 cycles and branches take 4 cycles and that they are running on.
CIS629 Fall Lecture Performance Overview Execution time is the best measure of performance: simple, intuitive, straightforward. Two important.
Computer Performance Evaluation: Cycles Per Instruction (CPI)
1 5.5 A Multicycle Implementation A single memory unit is used for both instructions and data. There is a single ALU, rather than an ALU and two adders.
Multicycle Review Performance Examples. Single Cycle MIPS Implementation All instructions take the same amount of time Signals propagate along longest.
Lec 17 Nov 2 Chapter 4 – CPU design data path design control logic design single-cycle CPU performance limitations of single cycle CPU multi-cycle CPU.
Computer Architecture Lecture 2 Instruction Set Principles.
1 Chapter 5: Datapath and Control (Part 3) CS 447 Jason Bakos.
Lecture 3: Computer Performance
BA 471 Management Information Systems Hardware Basics.
CIS429/529 Winter 07 - Performance - 1 Performance Overview Execution time is the best measure of performance: simple, intuitive, straightforward. Two.
SUPERSCALAR EXECUTION. two-way superscalar The DLW-2 has two ALUs, so it’s able to execute two arithmetic instructions in parallel (hence the term two-way.
KEY COMPONENTS OF A COMPUTER SYSTEM ANDREW LOLAVAR.
CPU Fetch/Execute Cycle
B0111 Performance Anxiety ENGR xD52 Eric VanWyk Fall 2012.
COSC 3430 L08 Basic MIPS Architecture.1 COSC 3430 Computer Architecture Lecture 08 Processors Single cycle Datapath PH 3: Sections
Egle Cebelyte. Random Access Memory is simply the storage area where all software is loaded and works from; also called working memory storage.
1 Acknowledgements Class notes based upon Patterson & Hennessy: Book & Lecture Notes Patterson’s 1997 course notes (U.C. Berkeley CS 152, 1997) Tom Fountain.
The Central Processing Unit (CPU) and the Machine Cycle.
CDA 3101 Discussion Section 09 CPU Performance. Question 1 Suppose you wish to run a program P with 7.5 * 10 9 instructions on a 5GHz machine with a CPI.
Computer Organization and Architecture Tutorial 1 Kenneth Lee.
Lec 15Systems Architecture1 Systems Architecture Lecture 15: A Simple Implementation of MIPS Jeremy R. Johnson Anatole D. Ruslanov William M. Mongan Some.
CEN 316 Computer Organization and Design Assessing and Understanding Performance Mansour AL Zuair.
Computer Systems - Registers. Starter… Discuss in pairs the definition of the following Control Unit Arithmetic and Logic Unit Registers Internal clock.
Computer Structure & Architecture 7b - CPU & Buses.
Morgan Kaufmann Publishers
Performance Enhancement. Performance Enhancement Calculations: Amdahl's Law The performance enhancement possible due to a given design improvement is.
CENTRAL PROCESSING UNIT. CPU Does the actual processing in the computer. A single chip called a microprocessor. Composed of an arithmetic and logic unit.
TEST 1 – Tuesday March 3 Lectures 1 - 8, Ch 1,2 HW Due Feb 24 –1.4.1 p.60 –1.4.4 p.60 –1.4.6 p.60 –1.5.2 p –1.5.4 p.61 –1.5.5 p.61.
HOW COMPUTERS WORK THE CPU & MEMORY. THE PARTS OF A COMPUTER.
Performance 9 ways to fool the public Old Chapter 4 New Chapter 1.4.
RISC / CISC Architecture by Derek Ng. Overview CISC Architecture RISC Architecture  Pipelining RISC vs CISC.
Computer Architecture CSE 3322 Web Site crystal.uta.edu/~jpatters/cse3322 Send to Pramod Kumar, with the names and s.
B0111 Performance Anxiety ENGR xD52 Eric VanWyk Fall 2012.
Performance 9 ways to fool the public #1 – Reporting Results.
תרגול מס' 1: פרמטרים של הערכת ביצועים חוק אמדל
Performance. Moore's Law Moore's Law Related Curves.
COSC6385 Advanced Computer Architecture
Chapter 10: Computer systems (1)
ECE 4100/6100 Advanced Computer Architecture Lecture 1 Performance
CS 286 Computer Architecture & Organization
RAM, CPUs, & BUSES Egle Cebelyte.
Lecture: Pipelining Basics
Introduction CPU performance factors
Morgan Kaufmann Publishers The Processor
Lecture: Pipelining Basics
Computer Architecture
CS149D Elements of Computer Science
Central Processing Unit
Performance Cycle time of a computer CPU speed speed = 1 / cycle time
Addressing mode summary
Chapter Four The Processor: Datapath and Control
Chapter 6: Understanding and Assessing Hardware
August 30, 2000 Prof. John Kubiatowicz
5.5 A Multicycle Implementation
Execution time Execution Time (processor-related) = IC x CPI x T
October 29 Review for 2nd Exam Ask Questions! 4/26/2019
Computer Concept and Practice
Single Cycle MIPS Implementation
Presentation transcript:

Suppose you have a load/store computer with the following instruction mix: Operation Frequency No. of Clock cycles ALU ops 35% 1 Loads 25% 2 Stores 15% 2 Branches 25% 3 a) Compute the CPI. b) We observe that 35% of the ALU ops are paired with a load, and we propose to replace these ALU ops and their loads with a new instruction. The new instruction takes 1 clock cycle. With the new instruction added, branches take 5 clock cycles, Compute the CPI for the new version.

c) If the clock of the old version is 20% faster than the new version, which version has faster CPU Execution time and by how much percent? By 36% Automated Calculator

For the purpose of solving a given application problem, you benchmark a program on two computer systems. On system A, the object code executed 80 million Arithmetic Logic Unit operations (ALU ops), 40 million load instructions, and 25 million branch instructions. On system B, the object code executed 50 million ALU ops, 50 million loads, and 40 million branch instructions. In both systems, each ALU op takes 1 clock cycles, each load takes 3 clock cycles, and each branch takes 5 clock cycles. a) Compute the relative frequency of occurrence of each type of instruction executed in both systems. A B ALU ops Loads Branches

By 11% b) Find the CPI for each system. c) Assuming that the clock on system B is 10% faster than the clock on system A, which system is faster for the given application problem and by how much percent? By 11% Automated Calculator 2