Resistless Fabrication of Embedded Nanochannels by FIB Patterning, Wet Etching and Atomic Layer Deposition Zhongmei Han Marko Vehkamaki Markku Leskelä.

Slides:



Advertisements
Similar presentations
GIANT MAGENTORESISCANCE AND MAGNETIC PROPERTIES OF ELECTRODEPOSITED Ni-Co-Cu/Cu MULTILAYERS.
Advertisements

Carbon nanotube field effect transistors (CNT-FETs) have displayed exceptional electrical properties superior to the traditional MOSFET. Most of these.
Laser-Assisted Direct Imprint (LADI) Technology S. Y. Chou, C. Keimel, and J. Gu, Ultrafast and direct imprint of nanostructures in silicon, Nature, 417.
ECE/ChE 4752: Microelectronics Processing Laboratory
Part 4ii: Dip Pen Nanolithography (DPN) After completing PART 4i of this course you should have an understanding of, and be able to demonstrate, the.
Top-down technique Toshitake Takahashi 03/09/2009 EE235.
Pattern transfer by etching or lift-off processes
Interconnect Focus Center e¯e¯ e¯e¯ e¯e¯ e¯e¯ SEMICONDUCTOR SUPPLIERS Goal: Fabricate and perform electrical tests on various interconnected networks of.
Mork Family Department of Chemical Engineering and Materials Science Si JFET-Controlled Carbon Nanotube Field Emitter Arrays Qiong Shui 1, Martin Gundersen.
CREATING SILICON NANOSTRUCTURES WITH CONTROLLABLE SIDEWALL PROFILES BY USING FLUORINE-ENHANCED OXIDE PASSIVATION Sensing and Actuation in Miniaturized.
SOIMUMPs Process Flow Keith Miller Foundry Process Engineer.
Thin Film Deposition Prof. Dr. Ir. Djoko Hartanto MSc
CMOS Process Integration ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 25, 2004.
Katedra Experimentálnej Fyziky Bipolar technology - the size of bipolar transistors must be reduced to meet the high-density requirement Figure illustrates.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.
Electroless 0,3 µm Au coating on thick Ni, deposited on Si a b a – surface morphology and Auger profiling spectroscopy b – cross section morphology and.
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
Kansas State University III-Nitride Deep Ultraviolet Photonic Materials and Structures Jingyu Lin & Hongxing Jiang DMR Growth of III-nitride Photonic.
McGill Nanotools Microfabrication Processes
PREPARATION OF ZnO NANOWIRES BY ELECTROCHEMICAL DEPOSITION
Fabrication of Silicon Nanocones Using RF Microplasma Jet at Atmospheric Pressure 18th SYMPOSIUM ON PLASMA SCIENCE FOR MATERIALS (SPSM-18) ○ Zhongshi Yang.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
IC Process Integration
1 K. Overhage, Q. Tao, G. M. Jursich, C. G. Takoudis Advanced Materials Research Laboratory University of Illinois at Chicago.
Electrical and optical properties of organic materials are closely related to its molecular orientation. SE is employed in the understanding of molecular.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Micro- and macro-machines, actuators and "muscles" based on molecular species.
Atomic Layer Deposition (ALD) Conformality in Nanopores Rubloff Research Group Accomplishments.
EE235 Presentation I CNT Force Sensor Ting-Ta YEN Feb Y. Takei, K. Matsumoto, I. Shimoyama “Force Sensor Using Carbon Nanotubes Directly Synthesized.
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
Etching of Organo-Siloxane Thin Layer by Thermal and Chemical Methods
Micro/Nanofabrication
In-situ Scanning Tunneling Microscopy Study of Bismuth Electrodeposition on Au(100) and Au(111) S.H. Zheng a, C.A. Jeffrey a,b, D.A. Harrington b E. Bohannan.
Atomic Layer Deposition for Microchannel Plates Jeffrey Elam Argonne National Laboratory September 24, 2009.
Department of Chemistry , SungKyunKwan University
Presented by Darsen Lu (3/19/2007)
1 Enhanced efficiency of GaN-based light-emitting diodes with periodic textured Ga-doped ZnO transparent contact layer 指導教授 : 管 鴻 (Hon Kuan) 老師 學生 : 李宗育.
Developing Positive Negative Etching and Stripping Polymer Resist Thin Film Substrate Resist Exposing Radiation Figure 1.1. Schematic of positive and negative.
Atomic Layer Deposition for Microchannel Plate Fabrication at Argonne
CMOS VLSI Fabrication.
Planar Chiral Metamaterials & their application to optoelectronics devices W. Zhang, A. Papakostas, A. Potts, D. M. Bagnall, N. I. Zheludev Microelectronic.
Molecular and Electronic Devices Based on Novel One-Dimensional Nanopore Arrays NSF NIRT Grant# PIs: Zhi Chen 1, Bruce J. Hinds 1, Vijay Singh.
Controlled fabrication and optical properties of one-dimensional SiGe nanostructures Zilong Wu, Hui Lei, Zhenyang Zhong Introduction Controlled Si and.
Shaping Carbon Nanotube Forests for Field Emission Ben Pound and T.-C. Shen Department of Physics Background Elastocapillary Self-Assembly Method to Make.
Mukhtar Hussain Department of Physics & Astronomy King Saud University, Riyadh
ALD coating of porous materials and powders
Date of download: 11/12/2016 Copyright © 2016 SPIE. All rights reserved. A sketch of a micro four-point probe with integrated CNTs in situ grown from nickel.
2.Local Electric Property 5.Composition and Structure
LIGHT BACKSCATTERING ANALYSIS of Textured Silicon SAMPLES
Solar Cells Fabrication: Surface Processing
Mohammed Zeeshan BT/PE/1601/ Microtexture: Electron Diffraction in the SEM Texture And Microstructure & Anisotropy.
Microfabrication Home 3 exercise Return by Feb 5th, 22 o’clock
Microfabrication Home exercise 1
Etching Processes for Microsystems Fabrication
Development of Large-Area Photo-detectors:
Lecture 7 Fundamentals of Multiscale Fabrication
UV-Curved Nano Imprint Lithography
FIB sputtering optimization using Ion Reverse Software
MEMS, Fabrication Cody Laudenbach.
Characterisation of the back-etched stack
Presented by Yiin-Kuen(Michael) Fuh 2007/3/19
Total Dose Response of HfSiON MOS Capacitors
SILICON MICROMACHINING
Yingjie Ma, Jian Cui*, Yongliang Fan, Zhenyang Zhong, Zuimin Jiang
2. SEM images of different SiNW structures 3.Results and discussion
Fig. 2 Materials and designs for bioresorbable PC microcavity-based pressure and temperature sensors. Materials and designs for bioresorbable PC microcavity-based.
Fig. 3 HfSe2 transistors. HfSe2 transistors. (A) Schematic of HfSe2 device, back-gated through 90-nm SiO2, and with ALD alumina used as both protective.
Presentation transcript:

Resistless Fabrication of Embedded Nanochannels by FIB Patterning, Wet Etching and Atomic Layer Deposition Zhongmei Han Marko Vehkamaki Markku Leskelä Mikko Ritala Laboratory of Inorganic Chemistry Department of Chemistry University of Helsinki, Finland UNIVERSITY OF HELSINKI FACULTY OF SCIENCE Introduction Nanochannels are interesting nanostructures for e.g. filters, transistors, nanofluidics, and molecule sensors. However, precise control of channel size and wall thickness is an issue for many nanochannel fabrication methods. Atomic layer deposition (ALD) is increasingly used in making 3D nanostructures due to the superior conformality and precise film thickness control [1]. In this study, we combined FIB patterning and chemical wet etching of silicon for nanofabrication of SiO 2 structures from thermal SiO 2 on Si substrates. The fabricated SiO 2 /Si line trenches were used as a template for subsequent ALD of Ta 2 O 5 to form embedded hollow nanochannels in contact with crystalline silicon (Fig.1). Fig.1. Schematic illustration of fabrication steps (FIB patterning to open a line on the top SiO 2, wet etching of Si under the SiO 2 layer, and ALD of conformal thin film) to form an embedded channel. Experimental Thermally oxidized Silicon (1000 ℃, 105 nm SiO 2 ) was patterned in a FIB-SEM by 30 keV gallium ion beam with 100 pA current and 90 % overlap. FIB patterned specimens were wet etched in three successive etchants: 1 mol/L:1 mol/L KOH/H 2 O 2 solution, 1 % HF and 1 mol/L KOH to make suspended SiO 2 structures with the FIB patterned features. ALD of Ta 2 O 5 was subsequently performed on the wet etched samples in a Microchemistry F-120 reactor at 250 ℃ with Ta(OEt) 5 and water as precursors. Results Fig. 2 shows SiO 2 structures formed by wet etching where FIB patterned structures were a circle (d = 10 μm), a ring (d outer = 20 μm, d inner = 19.8 μm), a square matrix (a = 500 nm) and a line set on a SiO 2 /Si piece before the chemical etching steps. The formed structures under SiO 2 shown in Fig. 2(a), (c) and (d) illustrate anisotropic etching of Si (100) and (111) planes while Fig. 2(b) shows larger underetching resulting from much higher etching rate of (221) and (331) planes than (100) plane [3]. Fig. 2. SEM images of suspended SiO 2 structures made by etching with KOH through different FIB patterned structures in the SiO 2 layer: (a) 10 μm-diameter circle, (b) 200 nm-wide ring (c) square matrix and (d) lines. Inset in (a) and (b) are corresponding tilted images with low voltage (3keV). For line trenches, the patterning ion dose and KOH etching time are significant for the resulting trench size. Fig. 3 shows top-views of four line sets patterned by FIB with various ion doses followed by wet etching in the KOH etchant for 0, 60, 80 and 120 min, respectively. The lateral etch distance increases with etching time, but is independent of ion dose. Fig. 3. SEM images of FIB patterned and wet etched line sets which were etched in KOH for (a) 0 min, (b) 60 min, (c) 80 min and (d) 120 min. The line separations were all set to 1.5 μm. The SEM images in Fig. 4 show the channels formed after ALD of Ta 2 O 5 thin film. The increased FIB patterning ion dose results in larger opening in the SiO 2 layer. More ALD cycles were required for closing wider line gaps, resulting in thicker channel walls (the wall thickness = 1/2 line gap). Therefore, the ion dose controls both the size of line trenches before ALD and wall thickness of channels after. Meanwhile, the KOH etching time determines the trench size and the resulting channel size. By using ALD to form nanochannels, a wide variety of channel wall materials become available. One can also have different materials on the inside and outside the channel, if a bilayer or multilayer is deposited. Fig. 4. Cross-section SEM images of nanochannels formed by FIB patterning, wet etching and ALD coating, corresponding to Fig. 3 (b), (c) and (d) respectively. Conclusion A resistless fabrication method was demonstrated for making embedded Ta 2 O 5 channels by FIB patterning, wet etching and ALD on SiO 2 /Si substrates. The channel size reaches 50 nm by this fabrication approach with a 60 min KOH etching time. The wall materials can be selected depending on the application such as metals, oxides and nitrides which are widely available in ALD processes, making this a highly versatile approach. Acknowledgements The authors wish to gratefully acknowledge financial support from China Scholarship Council (File No ) and Finnish center of excellence in atomic layer deposition. References [1] M. Leskela and M. Ritala, "Atomic layer deposition chemistry: Recent developments and future challenges," Angew. Chem. Int. Ed. Engl., vol. 42, pp , Nov [2] Z. Han, M. Vehkamäki, M. Leskelä, and M. Ritala, "Selective etching of focused ion beam implanted regions from silicon as a nanofabrication method," Nanotechnology, vol. 26, p , Jun [3] I. Zubel and I. Barycka, "Silicon anisotropic etching in alkaline solutions I. The geometric description of figures developed under etching Si(100) in various solutions," Sens. Actuators, A, vol. 70, pp , Oct Silicon Thermal SiO 2 ALD thin film FIB Wet etch ALD (a) (b) (c) (d) 0 min KOH etched 60 min KOH etched 80 min KOH etched 120 min KOH etched 60min KOH etched 80min KOH etched 120min KOH etched (a) (b) (c)