The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 5: Layout.

Slides:



Advertisements
Similar presentations
Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform.
Advertisements

ECE 3130 – Digital Electronics and Design
Digital Pad Operation Christian Vega R. Jacob Baker UNLV Electrical & Computer Engineering.
Design Automation Conference June, 2000 PC-Based VLSI Design Tools Cherrice Traver VLSI Design Using PC-Based Tools Cherrice Traver Union College Schenectady,
SP2006 CSE598A/EE597G CAD Tool Tutorial Spring 2006 CSE598A / EE597G Analog-Digital Mixed-Signal CMOS Chip Design.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 Lab 4: VTC & Power.
ECE 3130 – Digital Electronics and Design Lab 4 VTC and Power Consumption Fall 2012 Allan Guan.
Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.
ECE 272 Xilinx Tutorial. Workshop Goals Learn how to use Xilinx to: Draw a schematic Create a symbol Generate a testbench Simulate your circuit.
PCB design with Design Entry CIS and Layout Plus
Getting Started with Layout Compiled by Ryan Johnson May 1, 2002  Open Orcad Capture under Engineering Software  Under FILE, choose NEW, PROJECT  The.
Lecture 1 Design Hierarchy Chapter 1. Digital System Design Flow 1.Register-Transfer Levl (RTL) – e.g. VHDL/Verilog 2.Gate Level Design 3.Circuit Level.
ECE – 329 Fall 2007 Lab Manual for Xilinx Example: Design and simulation of a Half Adder Instructor: Dr.Botros.
How to use the VHDL and schematic design entry tools.
Design and Implementation of VLSI Systems (EN1600)
Project 2: Cadence Help Fall 2005 EE 141 Ke Lu. Design Phase Estimate delay using stage effort. Example: 8 bit ripple adder driving a final load of 16.
S. Reda EN1600 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 24: Computer-Aided Design using Tanner Tools Prof. Sherief Reda Division.
Getting Started with Cadence Prepared by Ryan Johnson, 2002  Open Orcad Capture under Engineering Software  Under FILE, choose NEW, PROJECT  The following.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 30: Design Methodologies using Tanner Tools Prof. Sherief Reda Division.
Copyright © Cengage Learning. All rights reserved. CHAPTER 2 THE LOGIC OF COMPOUND STATEMENTS THE LOGIC OF COMPOUND STATEMENTS.
1 Reconfigurable ECO Cells for Timing Closure and IR Drop Minimization TingTing Hwang Tsing Hua University, Hsin-Chu.
Combinational Logic Design
LSU 06/04/2007Electronics 81 CAD Tools for Circuit Design Electronics Unit – Lecture 8 Schematic Diagram Drawing Etched Circuit Board Layout Circuit Simulation.
Cadence Tutorial -- Presented by Chaitanya Emmela VLSI Research Group CACS.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering Circuit Design Verification.
L-EDIT Tutorial EEL 4310.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 12 – Design Procedure.
Lecture bases on CADENCE Design Tools Tutorial
Basic Pspice Instructions Stuart Tewksbury
Ansys Workbench 1 Introduction
1 Monolithic Pixel Sensor in SOI Technology - First Test Results H. Niemiec, M. Koziel, T. Klatka, W. Kucewicz, S. Kuta, W. Machowski, M. Sapor University.
HKN Altium Workshop Basic Altium Workshop Friday, September 28th, 2007 HKN Brandon Gilles & Chris Mintle.
Intro to MicroControllers : Stellaris Launchpad Class 4: PCB Schematic Design & Board Layout.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 Lab 4: VTC & Power.
ECE122 – Digital Electronics & Design
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 MOSFET Parameters.
Complementary CMOS Logic Style Construction (cont.)
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 3: Layout.
Tanner Tools Tutorial S-Edit v13.0 Tutorial.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 3: Layout.
Synopsys Custom Designer Tutorial for a chip integration using the University of Utah Standard Cell Libraries In ON Semiconductor 0.5u C5 CMOS Version.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 6 Multiplexers,
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 MOSFET Parameters.
ECE2030 Introduction to Computer Engineering Lecture 4: CMOS Network Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering Georgia Tech.
Synopsys Custom Designer Tutorial for a chip integration using the University of Utah Standard Cell Libraries In ON Semiconductor 0.5u C5 CMOS Version.
Part IV: Finishing The Layout – Finishing Touches and Design Rule Check September 24-28, 2012 Carol Lenk Introduction to Prototyping a LED Driver.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 Binary Counter.
Tutorial for XFDTD Written by Cynthia Furse University of Utah.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: CMOS Design.
Objectives Understand the design environment and flow
STICK DIAGRAM EMT251. Schematic vs Layout In Out V DD GND Inverter circuit.
ECE 2372 Modern Digital System Design Section 4.8 Xilinx Schematic Capture Simulation Tutorial.
Introduction to Verilog Section Outline Set Up the Environment Your First Verilog File Set Up the Test Bench Running the Simulation.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: NAND gate.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 6 Multiplexers,
ECE122 – Digital Electronics & Design Tanner Tools Tutorial Ritu Bajpai September 4, 2008.
It’s always important that all of your nodes be numbered. So the way to do that is to go to Options at the top of the screen then select Preferences. When.
Lab 1 LTspice Intro EC538 Selected Topics in Electronics 1 Eng. Nihal Tawfik.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: NAND gate.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 Latches & Flip-flops.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab2 Adders & Multiplexers.
VLSI Synthesis and Simulation Tools Nitin Yogi 01/09/2009
ECE 3130 Digital Electronics and Design
ECE2030 Introduction to Computer Engineering Lecture 4: CMOS Network
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
Design and Implementation of VLSI Systems (EN1600)
KS4 Electricity – Electronic systems
EE382M VLSI 1 LAB 1 DEMO FALL 2018.
Design and Implementation of VLSI Systems (EN1600)
Presentation transcript:

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 5: Layout of a Buffer Ritu Bajpai October 1, 2008

Objective Our objective today is to learn to get the layout for our module, in L- Edit. For this we first design a buffer in S-Edit. Obtain it’s layout in L-Edit. Simulate the extracted view in T-Spice. 2

Buffer What is a buffer? A buffer is a circuit which does not affect the voltage of a circuit (voltage buffer) or current of a circuit (current buffer) yet alters the desired parameters to improve the performance of the circuit. 3

Why a buffer? For example a buffer can be used as an impedance transforming state at the output. It can be used to reduce the output impedance of a circuit while keeping the voltage response unchanged. Or a buffer can also be used as a wave shaping stage for digital circuits. 4

Layout Basics 1 Layout of the chip defines the various layers associated with the masks used in fabrication. The goal of layout process is to implement the design in a compact area while satisfying the design rules set by the foundry. 51. Analysis and design of digital integrated circuits by Hodges Jackson and Saleh.

Schematic Using S-Edit A buffer module is created using 2 SCMOS inverters, placed in series and terminated on 2 sides by input and output ports as shown below. 6

Creating a symbol Once you have your schematic ready, go to the symbol mode for your module in S- Edit and create a symbol for the buffer. Next you can set up a test bench to simulate your buffer and get the transient simulation results. 7

Test bench for the buffer

Adding input output pads to the buffer Instance your buffer into a new module and add pads to the inputs and outputs. I saved this module as Buffer_wPads 9

Exporting the design Export your design as a tpr file. 10

Exporting the design

Open L-Edit Replace Setup: C:\My Documents\Tanner EDA\Tanner tools v13.0\L-Edit and LVS\SPR\Lights\Layout\lightslb 12

Replace set up 13

SPR Setup in L-Edit Go to SPR->Setup Fill in the paths for the tech library and your netlist 14

SPR Place and Route in L-Edit Go to SPR->Place and Route, Hit Run 15

Layout Using L-Edit If it completes correctly you will see this: 16

Top view of layout with pad frame 17

Note the pads on the pad frame We see that there are total 4 pads on the pad frame. Two of them correspond to the pads that we attached at the input and the output of the buffer. Other two correspond to Vdd and Gnd. 18

Obtaining cross-sectional view of the layout Cross sections Process Definition File is C:\My Documents\Tanner EDA\Tanner Tools v13.0\L-Edit and LVS\SPR\Lights\Layout\lights.xst 19

Cross sectional view of the layout 20 You will not see the exactly same cross-sectional view as shown above because it depends on the co-ordinate you choose.

Cross-sectional view You can choose pick option from the cross-section window instead of defining the co-ordinate and use the cursor to choose the co-ordinate on top view where you want to see the cross-sectional view. 21

Homework Implement the following functions as a single module using only NAND gates from the SCMOS library. Test and layout. Extra points for optimal designs X = ((!A)B + A(!B)C) 22