SLHC Pixel Layout Studies S. Dardin, M. Garcia-Sciveres, M. Gilchriese, N. Hartman LBNL November 4, 2008.

Slides:



Advertisements
Similar presentations
2x2 module & stave layouts. 2 options “Small chip” “Big chip” Boundary between “small” and “big” is determined by the 6” sensor wafer layout that must.
Advertisements

ATLAS Pixel Detector BCM Signal Cable October 13, 2005 E. Anderssen, LBNL.
Vertex Detector Cable Considerations Bill Cooper Fermilab VXD.
GlueX Simulations Status Report on CD3 geometry Richard Jones GlueX Collaboration Meeting, Newport News, January 10-12, 2008.
HFT Geometry Considerations F.Videbæk BNL. Introduction This presentation is meant to be a living document, updated as more and better information becomes.
Outer Stave Prototype Update E. Anderssen, M. Cepeda, M. Garcia-Sciveres, M. Gilchriese, N. Hartman, J. Silber LBNL W. Miller, W. Shih Allcomp, Inc ATLAS.
Pixel Upgrade Local Supports Based on Thermally Conducting Carbon Foam E. Anderssen, M. Cepeda, S. Dardin, M. Garcia-Sciveres, M. Gilchriese, N. Hartman,
HFT & PXL geometry F.Videbæk Brookhaven National Laboratory 13/9/12.
M. Gilchriese Update on Pixel Prototype Mechanics/Cooling Structures at LBNL February 1, 2008 M. Cepeda, S. Dardin, M. Garcia-Sciveres, M. Gilchriese and.
Engineering Division 1 Mechanical and Integration CD0 Walkthru, 19-Dec, 2007 Eric Anderssen, LBNL.
ATLAS SLHC UPGRADE ENGINEERING – LIST OF DECISIONS which will affect the design of auxiliary systems layout and routing BASIC LAYOUT FOR BARREL and WHEELS.
ATLAS Pixel Detector BCM Signal Cable October 5, 2005 E. Anderssen, LBNL.
Pixel Support Tube Requirements and Interfaces M.Olcese PST CDR: CERN Oct. 17th 2001.
ATLAS Upgrade ID Barrel: Services around ‘outer cylinder’ TJF updated According to the drawing ‘Preparation outer cylinder volume reservation’
Calorimeter Analysis Tasks, July 2014 Revision B January 22, 2015.
HEP GROUP MEETING work on the ATLAS UPGRADE T.J.Fraser.
ATLAS Pixel Detector Discussion of Tolerances November 12, 1998 Pixel Mechanics D. Bintinger, LBNL E. Anderssen, LBNL/CERN.
M.Oriunno, SLAC Stave cable and module options. M.Oriunno, SLAC Background - module The IBL electrical unit for data output is a single chip The use of.
M. Gilchriese SLHC Pixel Local Supports Based on Thermally Conducting Carbon Foam E. Anderssen, M. Cepeda, S. Dardin, M. Garcia-Sciveres, M. Gilchriese,
M. Gilchriese - November 12, 1998 Status Report on Outer Support Frame W. Miller Hytec, Inc E. Anderssen, D. Bintinger, M. Gilchriese LBNL.
Jin Huang Los Alamos National Lab.  Calorimeter defines the inner-R edge of large- angle acceptance  The proposal assumed a 2.5 degree polar angle gap.
1st Nov 2001 Nigel Hessey SCT Endcap Structures FDR1 Endcap Requirements Brief overview of SCT Endcap Requirements layout, X0, thermal, positioning, stability.
U.S. Deliverables Cost and Schedule Summary M. G. D. Gilchriese U.S. ATLAS Review Revised Version November 29, 2000.
ACFA-7; Taipei, Nov 2004 H.Weerts status Si licon D etector Status H.Weerts Fermilab/Michigan State Univ. (Progress on Si-tracker layout)
1 SheetCourse: Engineering Graphics 1504Memorial University of Newfoundland Engi 1504 – Graphics Lecture 5: Sectioning and Dimensioning l Sectioning an.
Santa Cruz Meeting August 12 th 2008 Layout options & Schedule Issues David Lissauer 8/12/2008 1David Lissuaer, Santa Cruz Meeting.
U.S. Deliverables Cost and Schedule Summary M. G. D. Gilchriese Revised Version December 18, 2000.
February, 2007Vaclav Vrba, Prague FVTX Strip Sensor Design General features:  Strip pitch = 75 µm  # chip channels = 128;  chip width = 128 x 75 µm.
CLIC_ILD vertex detector modules and stave Layout Mathieu Benoit 15/03/12 mini workshop on engineering aspects of the CLIC vertex detectors 1.
B-layer integration with beam-pipe and services ATLAS B-layer upgrade E. Anderssen A. Catinaccio.
PHENIX Silicon Vertex Tracker. Mechanical Requirements Stability requirement, short and long25 µm Low radiation length
M. Gilchriese U.S. Pixel Mechanics Overview M. G. D. Gilchriese Lawrence Berkeley National Laboratory April 2000.
M. Gilchriese ATLAS Pixel Upgrade Thoughts on US Role.
UCSC August 12, 2008 U.S. Upgrade R&D Meeting: Strip Detector  Seiden.
Tilt angles reloaded, and status of some other things.
ATLAS 1 Beam Pipe Support Structure (BPSS) Interface and Assembly Final Design Review, April 2003 E. Anderssen, N. Hartman LBNL.
End-of-stave region. 2 Space Z-dimension is critical –Keep gap small (might help getting rid of stubs) Edge of last barrel silicon (at corner) is 1277.
Simon Kwan - FermilabCMS Tracker Upgrade Workshop – June 3, Update on the Phase 1 FPIX Half Disk Design Simon Kwan Fermilab on behalf of the USCMS.
Alpine pixel layout Integration progress Teddy Todorov For the ATLAS-LAPP group AUW Integration meeting 20/11/2012.
J-C Brient-DESY meeting -Jan/ The 2 detector options today …. SiD vs TDR [ * ] [ * ] J.Jaros at ALCPG-SLAC04 ECAL ECAL tungsten-silicon both optionsHCAL.
Pixel Upgrade Carbon Foam and Outer Stave Update E. Anderssen, M. Cepeda, M. Garcia-Sciveres, M. Gilchriese, T. Johnson, J. Silber Lawrence Berkelely National.
Local Supports to IDR Discussion ATLAS Upgrade Week November 2014.
D. M. Lee, LANL 1 07/10/07 Forward Vertex Detector Overview Technical Design Overview Design status.
TC Straw man for ATLAS ID for SLHC This layout is a result of the discussions in the GENOA ID upgrade workshop. Aim is to evolve this to include list of.
Walter Sondheim 6/9/20081 DOE – Review of VTX upgrade detector for PHENIX Mechanics: Walter Sondheim - LANL.
M. Gilchriese - September 2000 Pixel Insertable Layouts September 2000.
A hollow stave Ian Wilmut – August LBL stave At the March UG week LBL showed a prototype asymmetric stave. This prompted consideration of the strip.
C.BAULT November 9 th  LAYOUT STRAWMAN 07V13 Vs STRAWMAN 07V14  SERVICES AND STRUCTURES INVENTORY  ENVELOPE SERVICES  BARREL SERVICES ROUTING.
Leonardo Rossi INFN Genova - UTOPIA #12 0 What we have learned from UTOPIA so far? Defined a set of gauge histos to compare layouts Exercised on barrel-part.
8/12/2010Dominik Dannheim, Lucie Linssen1 Conceptual layout drawings of the CLIC vertex detector and First engineering studies of a pixel access/insertion.
PH/DT2 Scientific Tea PH-DT2 Scientific Tea, 29 April 2005 : The CMS Tracker - Mechanical Aspects Antti Onnela, PH-DT2: 1. CMS Tracker and.
Comments on Engineering talk by A. Catinaccio at Inner Tracker Engineering Meeting CERN ) Fixed length barrel layout drawing by C. Bault (Strawman.
RD program on hybrids & Interconnects Background & motivation At sLHC the luminosity will increase by a factor 10 The physics requirement on the tracker.
Atsushi Taketani 2005/06/03 VTX meeting 1 PIXEL BUS status 1.Circuit design 2.Design rule and design 3.Schedule.
Paul Rubinov on behalf of Gene Fisk, Kurt Krempetz 22 Aug 2012.
C. Haber / M. Gilchriese Integrated Stave Electrical/Mechanics/Cooling Update February 6, 2008.
EC: 7 DISK concept Preliminary considerations
Straw man layout for ATLAS ID for SLHC
FBK / INFN Roma, November , 17th 2009 G. Darbo - INFN / Genova
Some input to the discussion for the design requirements of the GridPixel Tracker and L1thack trigger. Here are some thoughts about possible detector layout.
P. Morettini Towards Pixel TDR PM - ITk Italia - Introduction 8/2/2017.
- STT LAYOUT - SECTOR F SECTOR A SECTOR B SECTOR E SECTOR D SECTOR C
? ENDCAP: Mechanics IFIC-Valencia.
WP9 ITS Mechanics and Cooling
SVT Module design F.Bosi
Services Layout – Update
WG4 – Progress report R. Santoro and A. Tauro.
Silicon tracker and sensor R&D for sPHENIX
BCM Overview Placement such that system is sensitive to all types of beam accidents. => 2 independent subsystems Halo losses inside the Pixel volume ie.
Presentation transcript:

SLHC Pixel Layout Studies S. Dardin, M. Garcia-Sciveres, M. Gilchriese, N. Hartman LBNL November 4, 2008

Background and Goals Studies shown here are simple, almost “lines on paper” Have included some realism in lengths of staves and radial extent of disks based on module dimensions but don’t believe dimensions to the mm-level Previous reports are worth looking at to understand evolution – see for example talks here here 2

Assumptions Minimum of four pixel hits Cover |  | ≤ 2.5 for tracks |z| ≤ 10 cm (nominally 2  although needs to be confirmed as design of SLHC evolves) Define “pixel-only volume” bounded by (short) strip detectors (R ≤ about 35 cm but final boundary TBD) and beam pipe at inner radius Two pixel hits permanent Two hits insertable from end/replaceable 3

June 2008 Layout 1 Radius(cm ) Z(cm) Insertable section Single-sided staves here Fixed section “End-of-stave card” Arbitrary guess Insertion tube Boundary of silicon strip tracker Drawn width represents tilt Modules both sides assumed here Angle  Common support shell “End-of-disk card” Not shown

June 2008 Layout 2 “Bent” stave to reduce material Measurement mostly at larger R Gap in  coverage and bend?

Input to Project Office Models

Many Options Explored These and more are described more here.here 7

Monolithic insertable pixel options BOX Section Beam, single cooling circuit. I Section Beam, single cooling circuit. Buttable modules to avoid large gaps

Pixel Barrel Overall - Example LayerNumber StavesModules per StaveTotal ModulesModule Type Single Chip Chip Active Edge Chip Normal Chip Normal

Disk Examples Hermetic by design (see local supports talk for how implemented) Overlaps in R and  10 Both sidesOne side

Push Outer Envelope What is outer envelope? Maintain space for support structure and services at outer radius. This is tight if outer envelope is about 34cm, based on current experience 11 End-of-disk “cards” Same arbitrary area/module as for staves

More Outside Room 12 Reduce radius of outer layers by 2 cm Reduce disk size May allow exterior support structure and services routing or support from insertion tube and routing along it.

More Forward Hits Possible to add more forward hits Could keep all disks same and do this(not shown here but easy to imagine) Of course could add disk also…. 13

My Comments Staves are long(material?) and disks are big. Need reality check from design and prototypes before expending too much effort on detailed layouts. Nearing end of utility of simple layout studies (at least for engineering) Obvious information needs – What is outer envelope of pixels? – What are the dimensions of end-of-stave and end-of-disk cards? – Insertion tube (only) or insertion+support outer layers? Stiffness and other requirements (it’s not so large in diameter) – Thermal requirements for this tube – Feedback from services and support envelopes => change layout Time for some more detailed modeling with real engineering design input. 14