Work in Progress --- Not for Publication 1 ERD/ERM WG 4/6-7/2010 Barza, ITALY Workshop & FxF Meeting ITRS ERD/ERM ITWG Workshop Maturity Evaluation for.

Slides:



Advertisements
Similar presentations
ECE 353 Introduction to Microprocessor Systems
Advertisements

Atomic /Electro-Chemical Switches - Pro TiOx switching is controlled by oxygen vacancies What can we do with these devices: Memory? How reproducible are.
18 July 2001 Work In Progress – Not for Publication 2001 ITRS Test Chapter ITRS Test ITWG Mike Rodgers Don Edenfeld.
2006/7 ITRS Instructions and Templates for FEP TWG Inputs on 2007 Emerging Research Materials Requirements October 23, 2006 Michael Garner – Intel
1 ERD 2012 ITRS Spring Conference – Noordwijk, the Netherlands – Apr. 24, 2012 ITRS Public Conference Emerging Research Devices 2012 ERD Chapter Victor.
1 PIDS 7/1/01 18 July 2001 Work In Progress – Not for Publication P. Zeitzoff Contributors: J. Hutchby, P. Fang, G. Bourianoff, J. Chung, Y. Hokari, J.
Beyond CMOS CTSG Dec. 15, 2009 Work in Progress: Not for Distribution Beyond CMOS CTSG IRC Meeting December 15, 2009 DRAFT.
July 13, 2010ITRS public conference – San Francisco1 More-than-Moore Roadmapping Update.
Nano-Electro-Mechanical Switches
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference ITRS FEP Challenges Continued scaling will require the introduction of new materials.
Floating Gate Devices Kyle Craig.
+ CS 325: CS Hardware and Software Organization and Architecture Internal Memory.
Electrical and Computer Engineering - Santosh Khasanvis, K. M. Masum Habib*, Mostafizur Rahman, Pritish Narayanan, Roger K. Lake* and Csaba Andras Moritz.
1 Cleared for Open Publication July 30, S-2144 P148/MAPLD 2004 Rea MAPLD 148:"Is Scaling the Correct Approach for Radiation Hardened Conversions.
1 Pertemuan 13 Memory Matakuliah: H0362/Very Large Scale Integrated Circuits Tahun: 2005 Versi: versi/01.
From analog to digital circuits A phenomenological overview Bogdan Roman.
Roadmap for Carbon Nanotubes and Graphene ITRS Logic Workshop Tsukuba, Japan George Bourianoff facilitating Sept 23, 2008.
Reducing Read Latency of Phase Change Memory via Early Read and Turbo Read Feb 9 th 2015 HPCA-21 San Francisco, USA Prashant Nair - Georgia Tech Chiachen.
ITRS Emerging Logic Device working group George Bourianoff, Intel San Francisco, Ca July 10, 2011 April 10, ERD Meeting Potsdam, Germany 1.
Spin Torque Transfer Logic Proponent; Jim Allen UCSB Friendly Critic: Eli Yablonovitch, Berkeley Reporter: George Bourianoff, Intel.
Capacitive Electric Load Leveling Systems Conceptual Design Review November 9, 2004 Erin Davis Fred Jessup Benton O’Neil.
11/29/2004EE 42 fall 2004 lecture 371 Lecture #37: Memory Last lecture: –Transmission line equations –Reflections and termination –High frequency measurements.
Single Electron Transistor
Emerging Technologies – A Critical Review Presenter: Qufei Wu 12/05/05.
Work in Progress --- Not for Publication 1 ERD WG 3/20/09 Brussels IRC FxF Meeting ERD/ERM – IRC FxF Meeting Jim Hutchby & Mike Garner Brussels, Belgium.
Work in Progress --- Not for Publication 1 ERD WG 7/12-13/08 San Francisco Workshop & FxF Meeting ITRS/ERD ITWG Emerging Research Devices Work Group Workshop.
TOWARDS AN EARLY DESIGN SPACE EXPLORATION TOOL SET FOR STT-RAM DESIGN Philip Asare and Ben Melton.
Carbon Nanotube Technology An Alternative in Future SRAM memories UPC CASTNESS’11 WORKSHOP ON TERACOMP FET Projects, Rome, January 17 th -18 th 2011.
International ERD TWG Emerging Research Devices Working Group Face-to-Face Meeting Emerging Research Memory Devices Victor Zhirnov and Rainer Waser Seoul,
Work in Progress --- Not for Publication 1 ERD WG 7/10/11 San Francisco FxF Meeting 2011 ERD Critical Review Survey 2011 Process for Critically Reviewing.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Magnetoresistive Random Access Memory (MRAM)
1 ERD 2011 ITRS Winter Conference – Incheon, Korea – 11 December ERD chapters, scope, difficult challenges, taxonomy, etc. An Chen GLOBALFOUNDRIES.
Semiconductor Memories.  Semiconductor memory is an electronic data storage device, often used as computer memory, implemented on a semiconductor-based.
1 Bikas Das, Nikola Pekas, Rajesh Pillai, Bryan Szeto, Richard McCreery University of Alberta National Institute for Nanotechnology Edmonton, Alberta,
1 ERD 2011 ITRS Winter Conference – Incheon, Korea – 11 December ITRS Emerging Research Devices Working Group FxF Meeting Washington Hilton Hotel.
1 Nanoelectronic Memory Devices: Space-Time-Energy Trade-offs Ralph Cavin and Victor Zhirnov Semiconductor Research Corporation.
Digital Logic Design Instructor: Kasım Sinan YILDIRIM
NanoRelay Pros: High Ion:Ioff Excellent Ioff Robust to temperature/radiation Embedded memory (hysterisis) Potential for RF device and sensor and hybrid.
Work in Progress --- Not for Publication 1 ERD WG 4/2/08 Koenigswinter FxF Meeting ERD ITWG Emerging Research Devices Working Group Face-to-Face Meeting.
Designing for Uncertainty: Critical Issues for New Nanoelectronic Technologies Evelyn L. Hu California NanoSystems Institute UCSB UNCERTAINTIES Technologies.
Work in Progress --- Not for Publication 1 ERD WG 1/15/09 ERD TWG Emerging Research Devices Telecon Meeting No. 3 Jim Hutchby - Facilitating Thursday,
Energy Reduction for STT-RAM Using Early Write Termination Ping Zhou, Bo Zhao, Jun Yang, *Youtao Zhang Electrical and Computer Engineering Department *Department.
Outline Motivation Simulation Framework Experimental methodology STT-RAM (Spin Torque Transference) ReRAM (Resistive RAM) PCRAM (Phase change) Comparison.
Work in Progress --- Not for Publication 1 ERD/ERM WG 4/6-7/2010 Barza, ITALY Workshop & FxF Meeting ITRS ERD/ERM ITWG Working Group FxF Meeting Maturity.
Critical Review of Critical Assessment Section
Basics of Energy & Power Dissipation
ITRS workshop on Emerging Spin and Carbon Based Emerging Logic Devices George Bourianoff, Intel Jim Hutchby, SRC Barcelo Renacimiento Hotel Conference.
Bi-CMOS Prakash B.
Emerging Non-volatile Memories: Opportunities and Challenges
OVONIC UNIFIED MEMORY Submitted by Submitted by Kirthi K Raman Kirthi K Raman 4PA06EC044 4PA06EC044 Under the guidance of Under the guidance of Prof. John.
Dynamic Logic Circuits Static logic circuits allow implementation of logic functions based on steady state behavior of simple nMOS or CMOS structures.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Seok-jae, Lee VLSI Signal Processing Lab. Korea University
Click to edit Master title style Progress Update Energy-Performance Characterization of CMOS/MTJ Hybrid Circuits Fengbo Ren 05/28/2010.
Sandia NINE: Intel Expectations C. Michael Garner Technology Strategy.
MEMRISTOR The Fourth Fundamental Circuit Element.
Gunjeet Kaur Dronacharya Group of Institutions. Outline I Random-Access Memory Memory Decoding Error Detection and Correction Read-Only Memory Programmable.
Sarvajanik College of Engineering & Tech. Project By: Bhogayata Aastha Chamadiya Bushra Dixit Chaula Tandel Aayushi Guided By: Bhaumik Vaidya.
ICT 25 Generic micro- and nano-electronic technologies Marc Boukerche DG CONNECT, A.4 Components.
Modeling of Failure Probability and Statistical Design of Spin-Torque Transfer MRAM (STT MRAM) Array for Yield Enhancement Jing Li, Charles Augustine,
Magnetoresistive Random Access Memory (MRAM)
Memory Segmentation to Exploit Sleep Mode Operation
Memristors By, Saransh Singh.
SEMINAR 1. Title : Introduction to Spintronics and III-V-OI MOSFET for Post-Si Technology Node 2. Speaker : Hyung-jun Kim (Center for Spintronics at KIST)
Welcome.
EE345: Introduction to Microcontrollers Memory
Literature Review Scalable Spin-Transfer Torque RAM Technology for Normally-Off Computing T. Kawahara Richard Dorrance July 13, 2012.
STT-RAM Design Fengbo Ren Advisor: Prof. Dejan Marković Dec. 3rd, 2010
Literature Review A Nondestructive Self-Reference Scheme for Spin-Transfer Torque Random Access Memory (STT-RAM) —— Yiran Chen, et al. Fengbo Ren 09/03/2010.
Presentation transcript:

Work in Progress --- Not for Publication 1 ERD/ERM WG 4/6-7/2010 Barza, ITALY Workshop & FxF Meeting ITRS ERD/ERM ITWG Workshop Maturity Evaluation for Selected Emerging Research Memory Technologies Jim Hutchby and Mike Garner - Facilitating Casa Don Guanella – Sala Rossa Room Barza di Ispra (Varese Provence), Italy Tuesday, April 6, :00 a.m. – 10:30 p.m.

Work in Progress --- Not for Publication 2 ERD/ERM WG 4/6-7/2010 Barza, ITALY Workshop & FxF Meeting Objectives  Workshop (For each of nine technologies) (April 6) –Receive expert inputs (pro & con) –Clarify status, potential, and remaining challenges –Formulate discussion/decision points to be considered in the Wednesday ERD/ERM meeting  ERD/ERM Working Group Meeting (April 7) –Discuss and reach approximate consensus on potential & challenges for each technology –Determine whether any of the nine candidate memory technologies is sufficiently promising and mature to benefit from accelerated development (Scale beyond the 16nm generation)

Work in Progress --- Not for Publication 3 ERD/ERM WG 4/6-7/2010 Barza, ITALY Workshop & FxF Meeting Information Workshop (For each of nine technologies) –Invitation to Wednesday’s ERD/ERM WG Meeting. –Questions today are for clarification – any debate is reserved for Wednesday’s meeting. –Please give me a copy of each proponent and friendly critic presentation today. –Discuss principal criteria to judge the potential for a candidate memory technology to highlight: Scalable to and beyond the 16nm generation Preserve or surpass the operating parameters of ultimately-scaled conventional technology being replaced

Work in Progress --- Not for Publication 4 ERD/ERM WG 4/6-7/2010 Barza, ITALY Workshop & FxF Meeting Information Requested (1/2)  Proposed device technology (device structure, data storage mechanism, materials issues, etc.) –Emerging Research Memory technologies that extend the functional scaling of nonvolatile memory technology beyond the 16nm generation –While preserving or bettering the performance parameters projected and potential cost for current nonvolatile memory technologies.  Scaling potential compared to appropriate ultimately scaled current NV RAM technology. –Geometric (size, density, etc.) –Scaling issues or difficulties

Work in Progress --- Not for Publication 5 ERD/ERM WG 4/6-7/2010 Barza, ITALY Workshop & FxF Meeting Information Requested (2/2)  Projected performance at maturity  Reduction to practice - status –Demonstration of “proof-of-concept” of device, unit cell and functional circuit –Fabrication technology – challenges –Progress in past four years –Projected Manufacturing Complexity vs. Current Technology  Current state-of-the-art using the provided metrics as a guide (Appendix 2 of request for white papers)  Key scientific and technological issues remaining to accept the technology for manufacture.  Technology roadmap outlining a 5-15 year develop path leading to manufacture in 5-10 years.

Work in Progress --- Not for Publication 6 ERD/ERM WG 4/6-7/2010 Barza, ITALY Workshop & FxF Meeting Evaluation Criteria (Must Have) (1/2)  Potential for scaling beyond the 16nm generation –What is the limit of scaling and limiting factor? –Are there intrinsic statistical fluctuations that could limit scaling*?  How well is the switching physics understood?  CMOS Compatibility? * Large statistical fluctuation in the density of “tokens” for the state –Example: vacancies/cm -3 is ~0.25 vacancies in a cell of a 16nm technology with a 1nm thick active region

Work in Progress --- Not for Publication 7 ERD/ERM WG 4/6-7/2010 Barza, ITALY Workshop & FxF Meeting Evaluation Criteria (Important) (2/2)  Minimum number of mask layers or photolith steps to fabricate the device? (Cross bar is the minimum).  Means of fabricating a crossbar array and related circuits. –Potential for multiple bits per memory layer –Potential for 3D integration of multiple memory layers  How well are the materials and processes understood?  Operating voltage  Retention time of the state  Amount of energy to change the memory state  Ultimate time constant for changing the state  Number of memory cycles  Parasitic properties that may limit the technology (leakage current, capacitance, etc)  Low sensitivity to environmental performance degradation

Work in Progress --- Not for Publication 8 ERD/ERM WG 4/6-7/2010 Barza, ITALY Workshop & FxF Meeting ERD/ERM Liaison Tasks  During the Proponent (Advocate) and Friendly Critic presentations on Tuesday –Take notes with particular attention to Pro’s and Con’s of the subject technology –Ensure the presentations address:  Benchmarking against appropriate Baseline technology (SRAM, NANDFLASH, NORFLASH, …) and/or Prototypical technology (MRAM, PCRAM, …)  Evaluation Criteria  alla

Work in Progress --- Not for Publication 9 ERD/ERM WG 4/6-7/2010 Barza, ITALY Workshop & FxF Meeting Example of Wkshop Deliverable for Each Technology Summary – NEMS Switch (July 12, 2008 Wkshop) Pros  Subthresh slope << 60 mV/dec  Substantial power reduction – lower V dd & little static power  Logic functions ~ 1 delay time  Complementary devices to replace n- and p-MOSFETS  NEM-FET dynamic V th device  Fab process comp w/ CMOS  Low cost substrates  Radiation hard operation Cons  Slow delay time < 1 ns  High oscillatory pull out time  High pull in voltage  Charge based switch w/ parasitics  NEM-FET is still a FET  NEM-FET not demonstrated  Limited scaling potential  Stiction issues  Controlled variability  Hermetic packaging required

Work in Progress --- Not for Publication 10 ERD/ERM WG 4/6-7/2010 Barza, ITALY Workshop & FxF Meeting Emerging Memory Technology Maturity Workshop Agenda – Tuesday, April 6 8:00Welcome and Introductions Hutchby 8:10Background, Workshop & Meeting Objectives Hutchby 8:20Ferroelectric FET Memory  Proponent Presentation (30 minutes) Takeuchi  Friendly Critic Presentation (20 minutes)Baldi  Discussion for clarification(10 minutes) 9:20Spin Transfer Torque RAM  Proponent Presentation (30 minutes) Endoh  Friendly Critic Presentation (20 minutes)Tran  Discussion for Clarification(10 minutes) 10:20Break 10:40Nanothermal: NW – PCM  Proponent Presentation (30 minutes) Rajendran  Friendly Critic Presentation (20 minutes)Tran  Discussion for Clarification(10 minutes) 11:40Lunch

Work in Progress --- Not for Publication 11 ERD/ERM WG 4/6-7/2010 Barza, ITALY Workshop & FxF Meeting Emerging Memory Technology Maturity Workshop Agenda – Tuesday, April 6 (Cont’d) 11:40Lunch 12:40Nanothermal: Fuse/Antifuse  Proponent Presentation (30 minutes) Akinaga  Friendly Critic Presentation (20 minutes)Liu  Discussion for Clarification(10 minutes) 1:40Nanoionic Memory  Proponent Presentation (30 minutes) Waser  Friendly Critic Presentation (20 minutes)Liu  Discussion for Clarification(10 minutes 2:40Nanomechanical Memory  Proponent Presentation (30 minutes) Ionescu  Friendly Critic Presentation (20 minutes)Fazio  Discussion for Clarification(10 minutes) 3:40Break 4:00Electric Effects Memory  Proponent Presentation (30 minutes) Chen  Friendly Critic Presentation (20 minutes) Zhirnov  Discussion for Clarification(10 minutes)

Work in Progress --- Not for Publication 12 ERD/ERM WG 4/6-7/2010 Barza, ITALY Workshop & FxF Meeting Emerging Memory Technology Maturity Workshop Agenda – Tuesday, April 6 (Cont’d) 5:00Macromolecular Memory  Proponent Presentation (30 minutes) Meskers  Friendly Critic Presentation (20 minutes)Park  Discussion for Clarification(10 minutes) 6:00Molecular Memory  Proponent Presentation (30 minutes) de Salvo  Friendly Critic Presentation (20 minutes)Kelly  Discussion for Clarification(10 minutes) 7:00Adjourn for Dinner 8:15 ERD/ERM Study Group Meeting to Discuss & Clarify Pros & Cons of each candidate technology 10:30 Adjourn

Work in Progress --- Not for Publication 13 ERD/ERM WG 4/6-7/2010 Barza, ITALY Workshop & FxF Meeting Emerging Memory Technology Maturity Workshop Agenda – Tuesday, April 6 (Cont’d) 8:15 p.m. to 10:30 p.m. 8:15Ferroelectric FET MemoryWaser 8:30Spin Transfer Torque RAMChung 8:45Nanothermal: NW – PCMChen 9:00Nanothermal: Fuse/Antifuse MemoryZhirnov 9:15Nanoionic MemoryAkinaga 9:30Nanomechanical MemoryZhirnov 9:45Electronic Effects MemoryZhirnov 10:00Macromolecular (polymer) Memory Garner 10:15Molecular MemoryGarner 10:30 Adjourn