Input/Output. I/O Initiation & Control  Transfer of data between circuitry external to the microprocessor and the microprocessor itself.  Transfer of.

Slides:



Advertisements
Similar presentations
Computer Architecture
Advertisements

I/O Organization popo.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
INPUT-OUTPUT ORGANIZATION
8086 [2] Ahad. Internal! External? 8086 vs _bit Data Bus 20_bit Address 8_bit Data Bus 20_bit Address Only external bus of 8088 is.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 3
MICROPROCESSORS TWO TYPES OF MODELS ARE USED :  PROGRAMMER’S MODEL :- THIS MODEL SHOWS FEATURES, SUCH AS INTERNAL REGISTERS, ADDRESS,DATA & CONTROL BUSES.
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
Microprocessor and Microcontroller
I/O Unit.
Processor System Architecture
1/1/ / faculty of Electrical Engineering eindhoven university of technology Introduction Part 3: Input/output and co-processors dr.ir. A.C. Verschueren.
Input-output and Communication Prof. Sin-Min Lee Department of Computer Science.
6-1 I/O Methods I/O – Transfer of data between memory of the system and the I/O device Most devices operate asynchronously from the CPU Most methods involve.
1 TK2633TK Microprocessor Architecture DR MASRI AYOB.
Basic Input/Output Operations
INPUT-OUTPUT ORGANIZATION
Microcomputer & Interfacing Lecture 2
DEEPAK.P MICROPROCESSORS AND APPLICATIONS Mr. DEEPAK P. Associate Professor ECE Department SNGCE 1.
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
Fig 8-4 p-341. S 5 =IF flag (interrupt Enable). S 6 =0 always.
MICROPROCESSOR INPUT/OUTPUT
Computer Architecture Lecture 8 by Engineer A. Lecturer Aymen Hasan AlAwady 30/12/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
BASIC INPUT AND OUTPUT INTERFACING.  8085A communicate with outside world using the I/O devices.  Since memory and I/O devices share the system bus,
Basic I/O Interface A Course in Microprocessor
1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7. Optical Discs 10/01/20151Input/Output.
By, Prof. Tambe S. S. S.N.D. College of Engineering and Research Center Department of Electrical Engineering.
Microprocessor Dr. Rabie A. Ramadan Al-Azhar University Lecture 2.
Computer Architecture Lecture 9 by Engineer A. Lecturer Aymen Hasan AlAwady 10/2/2014 University of Kufa - Information Technology Research and Development.
DMA Versus Polling or Interrupt Driven I/O
I/O Interfacing A lot of handshaking is required between the CPU and most I/O devices. All I/O devices operate asynchronously with respect to the CPU.
COMPUTER ORGANIZATIONS CSNB123 NSMS2013 Ver.1Systems and Networking1.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Input-Output Organization
Modes of transfer in computer
CH10 Input/Output DDDData Transfer EEEExternal Devices IIII/O Modules PPPProgrammed I/O IIIInterrupt-Driven I/O DDDDirect Memory.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
I/O Interface. INTRO TO I/O INTERFACE I/O instructions (IN, INS, OUT, and OUTS) are explained. Also isolated (direct or I/O mapped I/O) and memory-mapped.
Input Output Techniques Programmed Interrupt driven Direct Memory Access (DMA)
بسم الله الرحمن الرحيم MEMORY AND I/O.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
8085 Microprocessor: Architecture & Support Components.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Direct Memory Access (DMA) Department of Computer Engineering, M.S.P.V.L. Polytechnic College, Pavoorchatram. A Presentation On.
Microprocessors 3 Buses, Addresses and Machine Cycles 1 Modified April 2011 ©Paul R. Godin prgodin gmail.com.
Memory Interface EEE 365 [FALL 2014] LECTURER 12 ATANU K SAHA BRAC UNIVERSITY.
نظام المحاضرات الالكترونينظام المحاضرات الالكتروني The 8085 Microprocessor Architecture.
Types of format of data transfer
Interfacing I/O Devices
Input/Output.
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
The 8255 Programmable Peripheral Interface
Dr. Michael Nasief Lecture 2
8085 Microprocessor Architecture
E3165 DIGITAL ELECTRONIC SYSTEM
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Computer Architecture
Kanwaljeet Singh, Lovely Professional University.
Interfacing Memory Interfacing.
Parallel communication interface 8255
Architecture & Support Components
8085 Microprocessor Architecture
X1 & X2 These are also called Crystal Input Pins.
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Computer Architecture and Assembly Language
8085 Microprocessor Architecture
Presentation transcript:

Input/Output

I/O Initiation & Control  Transfer of data between circuitry external to the microprocessor and the microprocessor itself.  Transfer of information is initiated and controlled by: Program controlled I/O Interrupt-program controlled I/O Hardware controlled I/O  Interfacing some peripheral devices to an MPU includes the use of a combination of the methods.

Program Controlled I/O  The transfer of data is completely under the control of the microprocessor program an I/O operation takes place only when an I/O transfer instruction is encountered in the execution of the program Necessary to determine the “readiness” of the device before the data transfer occurs  Testing one or more external flags or status bits associated with the I/O devices which requires a transfer of status information to the microprocessor – an additional I/O op.

Interrupt-program Controlled I/O  An external device indicates directly to the microprocessor its readiness to transfer data  interrupt input  Most microprocessor interrupt inputs can be disabled under program control  other interrupts which occur between during the disable period are ignored.

Interrupt-program Controlled I/O  When a microprocessor is interrupted: The program being executed is suspended Control is transferred to an interrupt service subroutine  The subroutine performs the data transfer.  Once the subroutine is done, it returns control to the program at the point it was interrupted, and the processing continues.  Hence, the transfer is initiated by external hardware and then controlled by an interrupt service subroutine.

Hardware Controlled I/O  Commonly referred to as Direct Memory Access (DMA)  Direct transfers between an I/O device and memory  Data is NOT routed from an I/O device to one of the microprocessor’s registers and then to memory, or vice versa.

DMA  The MPU still sets up the transfer in the sense that it sends initialization information to the DMA device (the starting address in main memory and the number of words to be transferred).  Then, hardware associated with the DMA device initiates and controls the actual data transfer.  Primarily used to transfer a large chunk of words or a block of data at high speed.

I/O Address Space  Isolated I/O or Standard I/O I/O ports are assigned to a separate address space  Memory mapped I/O I/O ports are assigned to the same address space as memory

Isolated I/O  Only the IN and OUT instructions provide data transfer for isolated I/O.  They are 2-byte instructions The second byte specify port address It means only 256 addressable  IN and OUT produces /RD and /WR respectively Port number can be assigned the same for separate input and output devices.

Memory-mapped I/O  Any instruction which references memory can also transfer data between an I/O device and the microprocessor As long as the I/O port is assigned to the memory address space rather than to the I/O address space  The register associated with the I/O port is simply treated as a memory location.