Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.

Slides:



Advertisements
Similar presentations
KU College of Engineering Elec 204: Digital Systems Design
Advertisements

Gate-Level Minimization
Overview Part 1 – Gate Circuits and Boolean Equations
K-Map Simplification COE 202 Digital Logic Design Dr. Aiman El-Maleh
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 8 – Systematic Simplification.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
Gate-level Minimization
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 4.
Circuit Optimization Goal: To obtain the simplest implementation for a given function Optimization is a more formal approach to simplification that is.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 2 – Combinational.
Computer Engineering (Logic Circuits) (Karnaugh Map)
SYEN 3330 Digital Systems Jung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 5.
Overview Part 1 - Storage Elements and Sequential Circuit Analysis
Combinational Logic Circuits Chapter 2 Mano and Kime.
EECC341 - Shaaban #1 Lec # 7 Winter Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit.
IKI a-Simplification of Boolean Functions Bobby Nazief Semester-I The materials on these slides are adopted from those in CS231’s Lecture.
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
KU College of Engineering Elec 204: Digital Systems Design
1 Fundamentals of Computer Science Propositional Logic (Boolean Algebra)
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 9 – Multilevel Optimization.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 2 – Combinational.
Department of Computer Engineering
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
Optimization Algorithm
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
Chapter 3 Gate-Level Minimization
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Combinational Logic Part 2: Karnaugh maps (quick).
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Gate-Level Minimization
Gate-level Minimization
Computer Engineering (Logic Circuits) (Karnaugh Map)
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
Chapter 3 The Karnaugh Map
Unit 1 Minimization Techniques and Logic Gates. Introduction to Digital Systems Analog devices and systems process time-varying signals that can take.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
CS151 Introduction to Digital Design Chapter Map Simplification.
Karnaugh Maps (K maps). What are Karnaugh 1 maps?  Karnaugh maps provide an alternative way of simplifying logic circuits.  Instead of using Boolean.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
THE K-MAP.
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
ECE/CS 352 Digital System Fundamentals1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 2 – Part 5 Tom Kaminski & Charles R. Kime.
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 5: Karnaugh Maps.
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
1 Gate Level Minimization EE 208 – Logic Design Chapter 3 Sohaib Majzoub.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Karnaugh Maps (K maps).
Chapter 4 OPTIMIZED IMPLEMENTATION OF LOGIC FUNCTIONS.
Based on slides by:Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 7 – Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
1 EENG 2710 Chapter 3 Simplification of Switching Functions.
Digital Systems Design 1 Signal Expressions Multiply out: F = ((X + Y)  Z) + (X  Y  Z) = (X  Z) + (Y  Z) + (X  Y  Z)
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
CHAPTER 3 Simplification of Boolean Functions
ECE 2110: Introduction to Digital Systems
ECE 3110: Introduction to Digital Systems
ECE/CS 352 Digital Systems Fundamentals
SYEN 3330 Digital Systems Chapter 2 – Part 4 SYEN 3330 Digital Systems.
Optimization Algorithm
SYEN 3330 Digital Systems Chapter 2 – Part 5 SYEN 3330 Digital Systems.
Chapter 3 Gate-level Minimization.
Unit 3 Simplification and K-map
Overview Part 2 – Circuit Optimization
Karnaugh Maps (K maps).
Presentation transcript:

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2 – Circuit Optimization Logic and Computer Design Fundamentals

Chapter 2 - Part 2 2 Overview  Part 1 – Gate Circuits and Boolean Equations Binary Logic and Gates Boolean Algebra Standard Forms  Part 2 – Circuit Optimization Two-Level Optimization Map Manipulation Practical Optimization (Espresso) Multi-Level Circuit Optimization  Part 3 – Additional Gates and Circuits Other Gate Types Exclusive-OR Operator and Gates High-Impedance Outputs

Chapter 2 - Part 2 3 Two Variable Maps y = 0 y = 1 x = 0 m 0 = m 1 = x = 1 m 2 = m 3 = yx yx yx yx

Chapter 2 - Part 2 4 K-Map Function Representation  Example: F(x,y) = x  For function F(x,y), the two adjacent cells containing 1’s can be combined using the Minimization Theorem: F = x y = 0 y = 1 x = x = xyxyx)y,x(F 

Chapter 2 - Part 2 5 Three Variable Maps  A three-variable K-map:  Where each minterm corresponds to the product terms:  Note that if the binary value for an index differs in one bit position, the minterms are adjacent on the K-Map yz=00 yz=01 yz=11 yz=10 x=0 m0m0 m1m1 m3m3 m2m2 x=1 m4m4 m5m5 m7m7 m6m6 yz=00 yz=01 yz=11 yz=10 x=0 x=1 zyx zyx zyxzyx zyx zyx zyx zyx

Chapter 2 - Part 2 6 Alternative Map Labeling  Map use largely involves: Entering values into the map, and Reading off product terms from the map.  Alternate labelings are useful: y z x x y z z y y z z x x

Chapter 2 - Part 2 7 Example Functions  By convention, we represent the minterms of F by a "1" in the map and leave the minterms of blank  Example: y x z x y z F

Chapter 2 - Part 2 8 Three Variable Terms  Three variable maps can have rectangles corresponding to: A single 1 = 3 variables, (i.e. Minterm) Two 1s = 2 variables, Four 1s = 1 variables Eight 1s = zero variables (i.e. Constant "1")

Chapter 2 - Part 2 9 Combining Squares  Example: Let  Applying the Minimization Theorem F(x, y, z) = y x y z

Chapter 2 - Part 2 10 Three Variable Maps z)y,F(x,  y 11 x z 11 1 z z yx  yx  K-Maps can be used to simplify Boolean functions by systematic methods. Terms are selected to cover the “1s”in the map.  Example: Simplify

Chapter 2 - Part 2 11 Three-Variable Map Simplification  Use a K-map to find an optimum SOP equation for

Chapter 2 - Part 2 12 Four Variable Maps  Map and location of minterms: X Y Z W

Chapter 2 - Part 2 13 Four Variable Terms  Four variable maps can have rectangles corresponding to: A single 1 = 4 variables, (i.e. Minterm) Two 1s = 3 variables, Four 1s = 2 variables Eight 1s = 1 variable, Sixteen 1s = zero variables (i.e. Constant "1")

Chapter 2 - Part 2 14 Four-Variable Maps  Example Shapes of Rectangles: X Y Z W

Chapter 2 - Part 2 15 Four-Variable Map Simplification

Chapter 2 - Part ,14,15 Four-Variable Map Simplification  )(3,4,5,7,9,1 Z)Y,X,F(W, m 

Chapter 2 - Part 2 17 Four-Variable Map Simplification  Find all prime implicants for:

Chapter 2 - Part 2 18 Another Example

Chapter 2 - Part 2 19  Sometimes a function table or map contains entries for which it is known : the input values for the minterm will never occur, or The output value for the minterm is not used  In these cases, the output value need not be defined  Instead, the output value is defined as a “don't care”  By placing “don't cares” ( an “x” entry) in the function table or map, the cost of the logic circuit may be lowered.  Example 1: A logic function having the binary codes for the BCD digits as its inputs. Only the codes for 0 through 9 are used. The six codes, 1010 through 1111 never occur, so the output values for these codes are “x” to represent “don’t cares.” Don't Cares in K-Maps

Chapter 2 - Part 2 20 Product of Sums Example  Find the optimum POS solution: Hint: Use and complement it to get the result. F