CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 1 Developments and Planning towards 1 m 3 Technological DHCAL Prototype Didier.

Slides:



Advertisements
Similar presentations
Muon EDR: Chamber design M2/3 R1/2 16/04/20031T.Schneider/LHCb Muon EDR 1.General description - AW read out -Cathode pad read out -HV supply 2.Details.
Advertisements

L. Greiner 1HFT PXL LBNL F2F – March 14, 2012 STAR HFT The STAR-PXL sensor and electronics Progress report for F2F.
Walls crates cables gas chambers electronics CERN adb.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
EUDET Annual Meeting, Munich, October EUDET Beam Telescope: status of sensor’s PCBs Wojciech Dulinski on behalf.
1 News and preparation of the Semi-Digital Hadronic CALorimeter prototype Imad Laktineh CIEMAT, Gent, IPNL, LAL, LAPP, LLN, LLR, LPC, Protvino, Tsinghua,
CALICE meeting Prague 2007, Hervé MATHEZ 1 DHCAL PCB STUDY for RPC and MicroMegas (Electronics recent developments for the European DHCAL) William TROMEUR,
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Ciemat Mechanical Structure Proposal for a DHCAL m 3 Prototype. Enrique Calvo Alamillo Paris
FEV Boards status N. Seguin-Moreau on behalf of
C. CombaretCalice week at UT Arlington, march 2010 SDHCAL status in lyon - Power pulsing, DAQ and m3 C. Combaret, for the IPNL team.
C. Combaret 14 jan 2010 SDHCAL DAQ status in lyon C. Combaret, for the IPNL team.
08/10/2007Julie Prast, LAPP, Annecy1 The DHCAL DIF and the DIF Task Force Julie Prast, LAPP, Annecy.
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
An update on Power Pulsing with SDHCAL Kieffer Robert IPN Lyon « CALICE collaboration meeting » May 2011, CERN
Catherine Adloff16 June 2009 CALICE Technical Board 1 DHCAL-MICROMEGAS Yannis KARYOTAKIS For the LAPP group.
18 July 2006A.Ciocio -SCTSG1 SCT Services Installation ID week full report (July 4) SCT Cables Web page
Status report on the development of a readout system based on the SALTRO-16 chip Leif Jönsson Lund University LCTPC Collaboration Meeting
EUDET JRA3 ECAL and FEE C. de La Taille (LAL-Orsay) EUDET status meeting DESY 10 sep 2006.
J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.
1 Semi-Digital Hadronic CALorimeter Prototype planning CIEMAT, Gent, IPNL, LAL, LAPP, LLN, LLR, LPC, Protvino, Tsinghua, Tunis I.Laktineh.
Vendredi 18 décembre 2015 Status report on SPIROC chips Michel Bouchel, Stéphane Callier, Frédéric Dulucq, Julien Fleury, Gisèle Martin- Chassard, Christophe.
Towards a 1m 3 Glass RPC HCAL prototype with multi-threshold readout M. Vander Donckt for the CALICE - SDHCAL group.
Specifications Asic description Constraints Interface with PDM board Schedule Summary.
C. Combaret 27 jan 2010 SDHCAL Power pulsing tests status in lyon C. Combaret, for the IPNL team.
CALICE meeting LYON 2009, Hervé MATHEZ Yannick ZOCCARATO 1 PCB DEVELOPMENTS AT IPNL (PCB and ASIC) PCB for 1m2 of RPC with HR2 William TROMEUR, Hervé MATHEZ,
TPC Large Prototype panels D. Attié, P. Colas, E. Delagnes, M. Dixit, A. Giganon, M. Riallot, F. Senée, S. Turnbull Status of the Micromegas Large Prototype.
ASU boards for RPC detectors Production status. Presentation outline Active Sensor Unit electronic board for GRPC detectors – quick reminder – board functional.
European DHCAL development European DHCAL development CIEMAT,IPNL,LAL, LAPP,LLR, PROTVINO, SACLAY CIEMAT,IPNL,LAL, LAPP,LLR, PROTVINO, SACLAY Status :
Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.
CALICE calorimeters Power Issues Kieffer Robert IPN Lyon « Linear Collider Power Distribution and Pulsing workshop » May 2011, LAL
14th january 2010 Actual Micromegas USB DAQ ASU and DIF
DHCAL Jan Blaha R&D is in framework of the CALICE collaboration CLIC08 Workshop CERN, 14 – 17 October 2008.
14 jan 2010 CALICE/EUDET FEE status C. de LA TAILLE.
An update on Power Pulsing with SDHCAL Kieffer Robert IPN Lyon « CALICE collaboration meeting » May 2011, CERN
HARDROC: Readout Chip for CALICE/EUDET Digital Hadronic calorimeter Nathalie Seguin-Moreau.
12/09/2007Julie Prast, LAPP, Annecy1 The DIF Task Force and a focus on the DHCAL DIF Remi Cornat, Bart Hommels, Mathias Reinecke, Julie Prast.
Mathias Reinecke CALICE week - Manchester Electronics Integration - Status Mathias Reinecke for the AHCAL developers.
SDHCAL. outline  SDHCAL concept, validation and construction  Test Beam and technological prototype performance  Perspectives and Conclusion  SDHCAL.
Hervé MATHEZ IPNL CALICE Meeting CERN 12 – PCB with 256 RPCs pads (Status) IPNL - LAL - LLR.
June 13rd, 2008 HARDROC2. June 13rd, 2008 European DHCAL meeting, NSM 2 HaRDROC1 architecture Variable gain (6bits) current preamps (50ohm input) One.
AHCAL Electronics. Status of Integration Mathias Reinecke for the DESY AHCAL developers AHCAL main and analysis meeting Hamburg, July 16th and 17th, 2009.
News from the 1m 2 GRPC SDHCAL collection of slides from : Ch.Combaret, I.L, H.Mathez, J.Prast, N.Seguin, W.Tromeur, G.Vouters and many others.
Specifications Asic description Constraints Interface with PDM board Planning Summary.
Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:
EC electronic status. Outline Reminders History EC-front unit status EC_ASIC status What next ? 2.
1 Construction of technological semi-digital hadronic calorimeter using GRPC Imad Laktineh CIEMAT, Gent, IPNL, LAL, LAPP, LLN, LLR, LPC, Protvino, Tsinghua,
Nouvelles Récentes. 2 WWS WorldWide Study on Physics and Detectors for Future Linear Colliders  Recognize and coordinate studies on whole detector concepts,
SiW Electromagnetic Calorimeter - The EUDET Module Calorimeter R&D for the within the CALICE collaboration SiW Electromagnetic Calorimeter - The EUDET.
CALICE, Shinshu, March Update on Micromegas TB analysis Linear Collider group, LAPP, Annecy CALICE collaboration meeting 5-7 March 2012, Shinshu,
EUDET Extended SC SiW Ecal 1 SiW Ecal EUDET Module - General Schedule - Development of Different Components - (Towards) a working prototype Roman.
Proto micromegas au LAPP 14 november 2008The DHCAL Board for the m2 and m3 prototype1 ASU DIF Inter DIF terminaison FPC USB Test Vendredi dernier….
Test Beam Request for the Semi-Digital Hadronic Calorimeter
The European DHCAL status
ASU board: PCB production and testings
CEPC 数字强子量能器读出电子学预研进展
R&D advances on Micromegas for a semi-DHCAL
Status of the DHCAL DIF Detector InterFace Board
DHCAL PCB STUDY For RPC 1 m2 PCB SOLUTION
Tao Hu, Jianbei Liu, Haijun Yang, Boxiang Yu For the CEPC-Calo Group
10/month is the present production rate 2 FTE + sporadic contributions
The DHCAL DIF Board For the M2 Prototype
prototype PCB for on detector chip integration
HaRDROC status: (Hadronic RPC Detector Read Out Chip for DHCAL)
HARDROC STATUS 17 mar 2008.
Stéphane Callier, Dominique Cuisy, Julien Fleury
AIMS 1- Build SDHCAL prototype of 1m3 as close as possible to the one
First thoughts on DIF functionality
Presentation transcript:

CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 1 Developments and Planning towards 1 m 3 Technological DHCAL Prototype Didier BON, Luigi CAPONETTO, Christophe COMBARET Didier DELAUNAY, Rodolphe DELLA-NEGRA, Hervé MATHEZ, Imad LAKTINEH, William TROMEUR (CNRS IN2P3 IPNL) Collaboration with LAL

CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 2 Beam DIF gas H. V Technological semi-digital hadronic calorimeter project 40 Sqm Detector PCB

CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 3 1 m 2 PCB MAIN SPECIFICATIONS ASU PCB Design : 24 x 64 1 sq cm pads 24 Hardrocs Asics chained Plastic package (very thin 1.2 mm) 1 Sqm PCB board : 6 ASUs 144 Hardroc2 DIF boards : 1 DIF for 2 ASU : 3 DIFs for 1 Sqm HR2 : All modifications are implemented from HR1 to HR2- HR2b SC bypass SC Clocking ……

CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 4 ASU PCB DESIGN 50 cm 36 cm 1536 pads on Bottom Layer DIF connector ASU to ASU connector ASU to ASU connector Power and Gnd Connector ASU to ASU on X axis GND Connection ASU to ASU on Y axis Y X HR1 HR24 GND Connection ASU to ASU on Y axis Buffers (Other signals) Buffers (Clocks) Buried and Blind Vias are implemented All buffers are optional (Normally not mounted)

CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 5 1 m2 PCB DESIGN interconnection DIF Board Problems with 90 pins Samtek connector : Pad are teared off after several connect/disconnect DIF board Added a kapton/PCB cable between board and ASU to reduce connections problems New connector on ASU board Kyocera connector used for the ECAL

CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 6 1 m 2 PCB DESIGN interconnection 1 DIF for 2 ASUs DIF Board 9216 pads on Bottom Layer Same Kyocera connector ASU to ASU DIF to ASU Shielding between ASU at any place where it is possible Soldered Copper braid

CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 7 New connecting system Soldered Copper braid 1 m2 PCB DESIGN interconnection (New connecting system implementation)

CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 8 ASU to ASU Connection ASU 1ASU 2 ASU to ASU thin PCB 0,5mm thickness Kyocera connector on bottom side Point to point layout 0.8 mm thickness 1 m 2 PCB DESIGN interconnection DIF to ASU Connection (PCB + Kapton) 80 pins Kyocera connector on bottom side ASU side 90 pins Samtek connector on top side DIF side PCB with buffers Kapton ASU Kyocera connector on bottom side 0.8 mm thickness LVDS Buffers 1,1mm max thickness DIF to ASU thin PCB 1mm thickness

CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 9 1 m 2 PCB DESIGN (Layers and upgrade) oLayer 1 (TOP) : interconnect oLayer 2 : GND oLayer 3 : Digital signal oLayer 4 : Power oLayer 5 : GND oLayer 6 : PADs to Hardroc oLayer 7 : GND oLayer 8 (BOTTOM) : PADs oPads to HR interconnects are the same for the entire PCB (hierarchical design) ASU_V2 upgrade to ASU_V3 : mains modifications Samtek connector changed to kyocera connector DIF to ASU ASU to ASU Removed some buffers from ASU to “DIF to ASU” board LVDS buffers with enable power on SC clock buffer Added “Select” Pin (2 shift registers) Added holes to fix ASU during copper braid soldering (1 every 2 cm) Powered by DIF board

CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 10 Schedule - Production Electronics Components ASU : 300 DIF to ASU : 150 ASU to ASU : 300 HR2b : 8000 (LAL) DIF Board : 150 (LAPP) First steps : 6 ASU to fab Electric Test with 2 ASU ( only 96 HR2b in hand) Mechanical test with 6 ASUs 4 DIF to ASU 6 ASU to ASU Socket and Test board are OK Gantry and Socket modification in progress HR2b returned from foundry and sent to packaging in progress

CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 11 Gantry with and old PCB and Socket New PCB LAL) and Socket from ARIES company Spring probes connector ASIC side PCB side ASIC HR2b testing Socket Modifications are needed for Gantry use

CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 12 Companies Choice for PCBs and kaptons ASU : Company : TECHCI COFIDUR group Mass production delocalized in China TECHCI usually works with this delocalized company First prototype (6 ASU) will be fabricated there DIF to ASU, ASU to ASU : Company : TECHCI COFIDUR group TECHCI had already fabricated all the previous ASUs and Kapton 4 HR1, 0.8mm thickness ASU_V1 ASU_V2 ASU to ASU kapton prototype Less risky choice : TECHCI

CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 13 Companies choice for assembling KEP Electronic (Paris-France) EMS COFIDUR Group (Périgueux-France) ProDesign (Paris) Kep Electronic had fabricated all the previous ASUs 18 ASUs assembled and problems on 3 of them New company for us More risky EMS is in the same group as TECHCI We hope the same quality ! Choice is still open Less risky ??

CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 14 Planning Aggressive planning : 6 ASUs return from Fab on 14 or 21 of July (3 weeks after purchase order) 2 ASU to ASU PCB (5 weeks after purchase order) 2 DIFF to ASU (3 weeks after purchase order) 2 ASUs + Interconnect assembling in few days !!! Testing before the end of July Send purchase order for the whole production before vacation More realistic planning : 6 ASUs return fron Fab by the end of July 2 ASU to ASU PCB 2 DIFF to ASU 2 ASUs + Interconnect assembling during August Testing : beginning of September

CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 15 Trig_ext (Lemo1) Enable Acq Enable PP Vth2 Power On Power Off 50 µs Enable PP Vref -G.R.I Power pulsing was successfully tested on a 24-ASIC electronic board The board associated to a GRPC Was successfully tested in a 3-Tesla B field in June (SPS-H2) Few results on Power Pulsing on large scale

CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 16 POWER PULSING is ON and working in 3-Tesla field Cycle of 2 ms power pulsing every 10 ms (100 Hz rather than cool 5 Hz ILC duty cycle) Efficiency is almost the same (2% less) but this probably due to the acquisition starting time which is to be fine-tuned.

CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez June 2010 A small (50X34 cm2) detector was associated to a 24-ASIC board and put into a cassette. The structure was put inside the supra magnet of H2 beam line (3-Tesla solenoid) Electronics: Power Pulsing on large scale

CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 18 Conclusion ASU_V3 Mechatronic Modified Connector (Samtek, Kyocera) Added DIF to ASU board Added ASU to ASU board Added holes for 1 sqm assembly Electrical modifications to reduce power supply LVDS buffers with enable “Select” pin implementation Time to manufacturing increase due to this main modifications :(2 months) Technical study with TECHCI before mass production Delocalization required more detailed fabrication data exchange with TECHCI Test bench for HR production characterization : in progress