CAFE router: A Fast Connectivity Aware Multiple Nets Routing Algorithm for Routing Grid with Obstacles Y. Kohira and A. Takahashi School of Computer Science.

Slides:



Advertisements
Similar presentations
A Theoretical Study on Wire Length Estimation Algorithms for Placement with Opaque Blocks Tan Yan*, Shuting Li Yasuhiro Takashima, Hiroshi Murata The University.
Advertisements

Optimal Bus Sequencing for Escape Routing in Dense PCBs H.Kong, T.Yan, M.D.F.Wong and M.M.Ozdal Department of ECE, University of Illinois at U-C ICCAD.
THERMAL-AWARE BUS-DRIVEN FLOORPLANNING PO-HSUN WU & TSUNG-YI HO Department of Computer Science and Information Engineering, National Cheng Kung University.
CS 206 Introduction to Computer Science II 04 / 01 / 2009 Instructor: Michael Eckmann.
§3 Shortest Path Algorithms Given a digraph G = ( V, E ), and a cost function c( e ) for e  E( G ). The length of a path P from source to destination.
An Introduction to Channel Routing
A Graph-Partitioning-Based Approach for Multi-Layer Constrained Via Minimization Yih-Chih Chou and Youn-Long Lin Department of Computer Science, Tsing.
Novembro 2003 Tabu search heuristic for partition coloring1/29 XXXV SBPO XXXV SBPO Natal, 4-7 de novembro de 2003 A Tabu Search Heuristic for Partition.
1 EE5900 Advanced Embedded System For Smart Infrastructure Static Scheduling.
Topology-Aware Buffer Insertion and GPU-Based Massively Parallel Rerouting for ECO Timing Optimization Yen-Hung Lin, Yun-Jian Lo, Hian-Syun Tong, Wen-Hao.
Hsi-An Chien Ting-Chi Wang Redundant-Via-Aware ECO Routing ASPDAC2014.
1 Routing and Wavelength Assignment in Wavelength Routing Networks.
CS 206 Introduction to Computer Science II 11 / 07 / 2008 Instructor: Michael Eckmann.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
Optimization of Pearl’s Method of Conditioning and Greedy-Like Approximation Algorithm for the Vertex Feedback Set Problem Authors: Ann Becker and Dan.
An ILP-based Automatic Bus Planner for Dense PCBs P. C. Wu, Q. Ma and M. D. F. Wong Department of Electrical and Computer Engineering, University of Illinois.
Chapter 3 The Greedy Method 3.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
VLSI Layout Algorithms CSE 6404 A 46 B 65 C 11 D 56 E 23 F 8 H 37 G 19 I 12J 14 K 27 X=(AB*CD)+ (A+D)+(A(B+C)) Y = (A(B+C)+AC+ D+A(BC+D)) Dr. Md. Saidur.
3 -1 Chapter 3 The Greedy Method 3 -2 The greedy method Suppose that a problem can be solved by a sequence of decisions. The greedy method has that each.
CS 206 Introduction to Computer Science II 11 / 10 / 2008 Instructor: Michael Eckmann.
Randomized Planning for Short Inspection Paths Tim Danner Lydia E. Kavraki Department of Computer Science Rice University.
Floorplanning and Signal Assignment for Silicon Interposer-based 3D ICs W. H. Liu, M. S. Chang and T. C. Wang Department of Computer Science, NTHU, Taiwan.
A Resource-level Parallel Approach for Global-routing-based Routing Congestion Estimation and a Method to Quantify Estimation Accuracy Wen-Hao Liu, Zhen-Yu.
Metal Layer Planning for Silicon Interposers with Consideration of Routability and Manufacturing Cost W. Liu, T. Chien and T. Wang Department of CS, NTHU,
Routing 2 Outline –Maze Routing –Line Probe Routing –Channel Routing Goal –Understand maze routing –Understand line probe routing.
1 Shortest Path Calculations in Graphs Prof. S. M. Lee Department of Computer Science.
Chih-Hung Lin, Kai-Cheng Wei VLSI CAD 2008
Accurate Process-Hotspot Detection Using Critical Design Rule Extraction Y. Yu, Y. Chan, S. Sinha, I. H. Jiang and C. Chiang Dept. of EE, NCTU, Hsinchu,
Introduction to Routing. The Routing Problem Apply after placement Input: –Netlist –Timing budget for, typically, critical nets –Locations of blocks and.
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
Area-I/O Flip-Chip Routing for Chip-Package Co-Design Progress Report 方家偉、張耀文、何冠賢 The Electronic Design Automation Laboratory Graduate Institute of Electronics.
Escape Routing For Dense Pin Clusters In Integrated Circuits Mustafa Ozdal, Design Automation Conference, 2007 Mustafa Ozdal, IEEE Trans. on CAD, 2009.
© The McGraw-Hill Companies, Inc., Chapter 3 The Greedy Method.
Global Routing.
1 Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment Di Wu, Jiang Hu and Rabi Mahapatra Texas A&M University.
Network Aware Resource Allocation in Distributed Clouds.
1 Global Routing Method for 2-Layer Ball Grid Array Packages Yukiko Kubo*, Atsushi Takahashi** * The University of Kitakyushu ** Tokyo Institute of Technology.
Wen-Hao Liu 1, Yih-Lang Li 1, and Kai-Yuan Chao 2 1 Department of Computer Science, National Chiao-Tung University, Hsin-Chu, Taiwan 2 Intel Architecture.
Low-Power Gated Bus Synthesis for 3D IC via Rectilinear Shortest-Path Steiner Graph Chung-Kuan Cheng, Peng Du, Andrew B. Kahng, and Shih-Hung Weng UC San.
BSG-Route: A Length-Matching Router for General Topology T. Yan and M. D. F. Wong University of Illinois at Urbana-Champaign ICCAD 2008.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
Efficient Multi-Layer Obstacle- Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Shih-Lun Huang, Kai-Chi Hsu,Meng-Xiang Li, Yao-Wen Chang.
A NEW ECO TECHNOLOGY FOR FUNCTIONAL CHANGES AND REMOVING TIMING VIOLATIONS Jui-Hung Hung, Yao-Kai Yeh,Yung-Sheng Tseng and Tsai-Ming Hsieh Dept. of Information.
1 CS612 Algorithms for Electronic Design Automation CS 612 – Lecture 8 Lecture 8 Network Flow Based Modeling Mustafa Ozdal Computer Engineering Department,
A split&push approach to 3D orthogonal drawings giuseppe di battista univ. rome III maurizio patrignani univ. rome III francesco vargiu aipa.
Thermal-aware Steiner Routing for 3D Stacked ICs M. Pathak and S.K. Lim Georgia Institute of Technology ICCAD 07.
Bus-Pin-Aware Bus-Driven Floorplanning B. Wu and T. Ho Department of Computer Science and Information Engineering NCKU GLSVLSI 2010.
Maze Routing مرتضي صاحب الزماني.
Network Optimization Problems
AUTOMATIC BUS PLANNER FOR DENSE PCBS Hui Kong, Tan Yan and Martin D.F. Wong Department of Electrical and Computer Engineering, University of Illinois at.
IO CONNECTION ASSIGNMENT AND RDL ROUTING FOR FLIP-CHIP DESIGNS Jin-Tai Yan, Zhi-Wei Chen 1 ASPDAC.2009.
Register Placement for High- Performance Circuits M. Chiang, T. Okamoto and T. Yoshimura Waseda University, Japan DATE 2009.
1 Efficient Obstacle-Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Szu-Yu Chen, Chi-Feng Li, Yao-Wen Chang, Chia-Lin Yang National Taiwan.
A Negotiated Congestion based Router for Simultaneous Escape Routing Q.Ma, T.Yan and Martin D.F. Wong Department of Electrical and Computer Engineering.
Flows in Planar Graphs Hadi Mahzarnia. Outline O Introduction O Planar single commodity flow O Multicommodity flows for C 1 O Feasibility O Algorithm.
Escape Routing of Mixed-Pattern Signals Based on Staggered-Pin- Array PCBs K. Wang, H. Wang and S. Dong Department of Computer Science & Technology, Tsinghua.
On Routing Fixed Escaped Boundary Pins for High Speed Boards T. Tsai, R. Lee, C. Chin and Y. Kajitani Global UniChip Corp. Hsinchu, Taiwan DATE 2011.
Maze Routing Algorithms with Exact Matching Constraints for Analog and Mixed Signal Designs M. M. Ozdal and R. F. Hentschke Intel Corporation ICCAD 2012.
LEMAR: A Novel Length Matching Routing Algorithm for Analog and Mixed Signal Circuits H. Yao, Y. Cai and Q. Gao EDA Lab, Department of CS, Tsinghua University,
1 CS612 Algorithms for Electronic Design Automation CS 612 – Lecture 8 Lecture 8 Network Flow Based Modeling Mustafa Ozdal Computer Engineering Department,
1 Finding Spread Blockers in Dynamic Networks (SNAKDD08)Habiba, Yintao Yu, Tanya Y., Berger-Wolf, Jared Saia Speaker: Hsu, Yu-wen Advisor: Dr. Koh, Jia-Ling.
An Exact Algorithm for Difficult Detailed Routing Problems Kolja Sulimma Wolfgang Kunz J. W.-Goethe Universität Frankfurt.
Efficient Placement and Dispatch of Sensors in a Wireless Sensor Network You-Chiun Wang, Chun-Chi Hu, and Yu-Chee Tseng IEEE Transactions on Mobile Computing.
Special Graphs: Modeling and Algorithms
Bipartite Matching and Other Graph Algorithms
Algorithms (2IL15) – Lecture 7
Clustering.
Under a Concurrent and Hierarchical Scheme
Presentation transcript:

CAFE router: A Fast Connectivity Aware Multiple Nets Routing Algorithm for Routing Grid with Obstacles Y. Kohira and A. Takahashi School of Computer Science and Engineering The University of Aizu, Japan ASPDAC 2010

Outline Introduction Problem Formulation Preliminaries CAFE Router R-Flip Wall Experimental Results Conclusion

Introduction In the routing design of PCB, the controllability of wire length is often focused on. If a routing method has the higher controllability on wire length, the routing delay would be controlled with higher accuracy. Specification of signal propagation delay: target length. Each net must be routed so that target length is satisfied.

Introduction PCB routing is divided into two parts:  Escape routing  River routing (Area routing)

Problem Formulation Length-matching routing problem for multiple nets with obstacles: Input: routing grid with obstacles (single layer), two terminals for each net, target length for each net Output: a set of feasible routes  Pass each non-obstacle grid at most once  The obtained routes of nets must not intersect each other Objective: Minimize the sum of the absolute length errors of nets  Length error: the difference between actual wire length and target length

Preliminaries A routing area is represented by a routing grid consisting of unit squares. Black square: off-square White or gray square: on-square The length of a net is defined by the number of edges of the route in the grid graph.

Preliminaries Trunk routing problem This paper handle the trunk routing problem which is a sub-problem of the river routing problem. Instance satisfies the trunk routing topology condition:  All terminals are put on the boundary of the routing area.  The boundary terminal sequence can be divided into the source terminal sequence S and the sink terminal sequence T.

Preliminaries A flow graph corresponding to the instance The vertex set corresponds to on-square The capacity of each vertex is set to 1 If two grids are adjacent, two vertices are connected by two directed edges

Preliminaries If an instance satisfies the trunk routing topology condition Each unit flow in a maximum flow corresponds to a feasible route of a net when:  The amount of a max flow = the number of nets When the amount of a max flow is less than the number of nets, no feasible route of a net exists

CAFE Router This paper propose a fast heuristic algorithm CAFE (Connectivity Aware Frontier Exploration) router. The route of a net is fixed by the movement of the frontier of the net from the source to the sink. The route of a net is divided into two parts: the fixed part and the unfixed part The routed from the source to the on- square just before the frontier is the fixed part frontierfixed part

CAFE Router An on-square which is passed by the fixed part of a net is called passed. An on-square which has the frontier of a net is called occupied. An on-square which is neither passed nor occupied is called free. passedoccupied free

CAFE Router Step 1: Choose a focused net whose frontier is moved.  A net with the max remained length is chosen as the focused net  The remained length is the difference between the target length and the length of the fixed part of the net Target lengthRemained length = = = 4 S T

CAFE Router Step 2: Check whether the connectivity is kept for each adjacent free on-square.  Max flow = # nets: can be connected  Max flow < # nets: cannot be connected The flow graph is modified as follows: passed on-squares are regarded as off-squares, and occupied squares are set to source. infeasible on-square

CAFE Router Step 2: Check whether the connectivity is kept for each adjacent free on-square.  Max flow = # nets: can be connected  Max flow < # nets: cannot be connected The flow graph is modified as follows: passed on-squares are regarded as off-squares, and occupied squares are set to source. feasible on-square

CAFE Router Step 2: Check whether the connectivity is kept for each adjacent free on-square.  Max flow = # nets: can be connected  Max flow < # nets: cannot be connected The flow graph is modified as follows: passed on-squares are regarded as off-squares, and occupied squares are set to source. feasible on-square

CAFE Router Step 3: Select a square among feasible on-squares to which the frontier is moved. Estimated length = fixed part length + shortest path length from frontier to sink Frontier is moved to the adjacent grid so that estimated length approaches to target length

The overall flow of CAFE Router Choose a focused net whose frontier is moved Check the connectivity for each adjacent grid Move the frontier to an adjacent grid Repeat until all nets are connected

R-Flip The routes are modified greedily in order to reduce errors of lengths of nets in a post processing.  If the net has positive error (long), find a 2x2 rectangle and replace it by a partial route of length 1.  If the net has negative error (short), find a 2x2 rectangle and replace it by a partial route of length 3. R-Flip is applied to the nets whose errors are not equal to 0, until the routes of all nets cannot be improved.

Wall If terminals are placed inside the routing area, a flow in the max flow in the flow graph might connect between the terminals of different nets The max flow might not correspond to a feasible route in the grid graph An edge set in the grid graph which is removed from the grid graph is referred to walls Without wall With wall

Experimental Results

Average error: average absolute errors of all nets Worst error: error of the net whose absolute value is maximum data1

Experimental Results data2 data3

Experimental Results data1

Experimental Results data2 (target length: 50)

Experimental Results data3

Conclusion This paper proposes a fast heuristic algorithm CAFE router in order to obtain the route with small errors between lengths of routes and target lengths. Errors are improved by applying R-Flip as the post processing.